Hardware Description Languages

Slides:

Advertisements

Similar presentations

Verilog Fundamentals Shubham Singh Junior Undergrad. Electrical Engineering.

Advertisements

Simulation executable (simv)

The Verilog Hardware Description Language

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

Supplement on Verilog adder examples

Verilog Intro: Part 1.

Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

//HDL Example 5-1 // //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

CSE 341 Verilog HDL An Introduction. Hardware Specification Languages Verilog  Similar syntax to C  Commonly used in  Industry (USA & Japan) VHDL 

History TTL-logic PAL (Programmable Array Logic)

Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.

Digital System Design Verilog ® HDL Modules and Ports Maziar Goudarzi.

Digital System Design Verilog ® HDL Maziar Goudarzi.

D Flip-Flops in Verilog Discussion 10.3 Example 27.

Chap. 2 Hierarchical Modeling Concepts. 2 Hierarchical Modeling Concepts Design Methodologies 4-bit Ripple Carry Counter Modules Instances Components.

ECE 2372 Modern Digital System Design

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

Tutorial 1 Combinational Logic Synthesis. Introduction to VHDL VHDL = Very high speed Hardware Description Language VHDL and Verilog are the industry.

CS 3850 Lecture 3 The Verilog Language. 3.1 Lexical Conventions The lexical conventions are close to the programming language C++. Comments are designated.

Digital System Design Introduction to Verilog ® HDL Maziar Goudarzi.

Module 2.1 Gate-Level/Structural Modeling UNIT 2: Modeling in Verilog.

CH71 Chapter 7 Hardware Description Language (HDL) By Taweesak Reungpeerakul.

Simulating a Verilog Description module bigtest;. calc1_top D1(out_data1, out_data2, out_data3, out_data4, out_resp1, out_resp2, out_resp3, out_resp4,

Anurag Dwivedi. Basic Block - Gates Gates -> Flip Flops.

Chap. 4 Modules and Ports. 2 Modules and Ports Modules Ports Hierarchical Names Summary.

Switch Level Modeling Part II 26 September Contents 1.Clarifications: a)nMOS and pMOS instantiations b)Testbenches for NOR gate example c)Use of.

Digital System Design Verilog ® HDL Design at Structural Level Maziar Goudarzi.

Verilog A Hardware Description Language (HDL ) is a machine readable and human readable language for describing hardware. Verilog and VHDL are HDLs.

CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.

Introduction to ASIC flow and Verilog HDL

 A test bench is an HDL program used for applying stimulus to an HDL design in order to test it and observe its response during simulation.  In addition.

Verilog Intro: Part 1. Hardware Description Languages A Hardware Description Language (HDL) is a language used to describe a digital system, for example,

1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Introduction to Verilog COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals.

Structural Description

Hardware Description Languages: Verilog

Chapter 4 Modules and Ports

Lottery Speaker: Tsung-Yi Wu.

Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.

Publisher: Prentice Hall PTR Pub Date: February 21, 2003 ISBN:

EMT 351/4 DIGITAL IC DESIGN Week # Synthesis of Sequential Logic 10.

Hardware Description Languages: Verilog

Topics The logic design process..

Week 5, Verilog & Full Adder

Introduction to Verilog

Basic Logic Gates and Truth Tables

SYNTHESIS OF SEQUENTIAL LOGIC

Introduction to Verilog® HDL

Lecture 1.3 Hardware Description Languages (HDLs)

Developing More Advanced Testbenches

Levels in computer design

332:437 Lecture 8 Verilog and Finite State Machines

Test Fixture (Testbench)

The Verilog Hardware Description Language

Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.

Advanced Digital Systems Design Methodology

The Verilog Hardware Description Language

CS 153 Logic Design Lab Professor Ian G. Harris

The Verilog Hardware Description Language

Introduction to Verilog® HDL

Test Fixture Template module testfixture ; // data type declaration

RTL Design Methodology Transition from Pseudocode & Interface

332:437 Lecture 8 Verilog and Finite State Machines

Sequntial-Circuit Building Blocks

Presentation transcript:

Hardware Description Languages Languages used to describe hardware designs Can be used for synthesis or simulation Synthesis is manufacturing an Application Specific Integrated Circuit (ASIC) or mapping to a Field Programmable Gate Array (FPGA) Performance/Area/Power are a priority Simulation is for the purpose of checking functionality Simulation must match the real world In this class we are doing simulation, not synthesis

Procedural Design vs. Structural Design Hardware Design Procedural Design vs. Structural Design c = a + b f = d + e if (g) out = c; else out = f; Procedural design describes functionality as a sequence of steps. Structural design describes an interconnection of components. + a b d e out g

Structural Description, Modules module T_FF (q, clock, reset); . endmodule Represents a physical component, can be instantiated many times I/O ports declared at the top Typically represents a physical component Can be structurally connected to other components Cannot be invoked like a function

Instances TFF is instantated within ripple_carry_counter module ripple_carry_counter(q, clk, reset); output [3:0] q; input clk, reset; //4 instances of the module TFF are created. TFF tff0(q[0],clk, reset); TFF tff1(q[1],q[0], reset); TFF tff2(q[2],q[1], reset); TFF tff3(q[3],q[2], reset); endmodule module TFF(q, clk, reset); output q; input clk, reset; wire d; DFF dff0(q, d, clk, reset); not n1(d, q); endmodule TFF is instantated within ripple_carry_counter DFF and not are instantiated within TFF Structural interconnect is established through instantiation

Testbench (Stimulus Block) // Control the reset initial begin reset = 1'b1; #15 reset = 1'b0; #180 reset = 1'b1; #10 reset = 1'b0; #20 $stop; end // Monitor the outputs $monitor($time, " Output q = %d", q); endmodule module stimulus; reg clk; reg reset; wire[3:0] q; // instantiate the design block ripple_carry_counter r1(q, clk, reset); // Control the clock initial clk = 1'b0; always #5 clk = ~clk; The testbench generates the input stimulus Observation of data is often included in the testbench