Alan Mishchenko Department of EECS UC Berkeley

Slides:



Advertisements
Similar presentations
TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Advertisements

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
DAG-Aware AIG Rewriting Alan Mishchenko, Satrajit Chatterjee, Robert Brayton Department of EECS, University of California Berkeley Presented by Rozana.
ECE 699: Lecture 2 ZYNQ Design Flow.
Foundation and XACTstepTM Software
Digital System Design EEE344 Lecture 1 INTRODUCTION TO THE COURSE
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
1 Extending Atmel FPGA Flow Nikos Andrikos TEC-EDM, ESTEC, ESA, Netherlands DAUIN, Politecnico di Torino, Italy NPI Final Presentation 25 January 2013.
ABC: A System for Sequential Synthesis and Verification BVSRC Berkeley Verification and Synthesis Research Center Robert Brayton, Niklas Een, Alan Mishchenko,
ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.
Research Roadmap Past – Present – Future Robert Brayton Alan Mishchenko Logic Synthesis and Verification Group UC Berkeley.
A Semi-Canonical Form for Sequential Circuits Alan Mishchenko Niklas Een Robert Brayton UC Berkeley Michael Case Pankaj Chauhan Nikhil Sharma Calypto Design.
Global Delay Optimization using Structural Choices Alan Mishchenko Robert Brayton UC Berkeley Stephen Jang Xilinx Inc.
Sequential Equivalence Checking for Clock-Gated Circuits Hamid Savoj Robert Brayton Niklas Een Alan Mishchenko Department of EECS University of California,
EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.
Introduction to the FPGA and Labs
A Toolbox for Counter-Example Analysis and Optimization
Reducing Structural Bias in Technology Mapping
ASIC Design Methodology
Digital System Design An Introduction to Verilog® HDL
M1.5 Foundation Tools Xilinx XC9500/XL CPLD
SoCKs Flow: Here, There, and Back Again
Technology Mapping into General Programmable Cells
Power Optimization Toolbox for Logic Synthesis and Mapping
Mapping into LUT Structures
Top-level Schematics Digital Block Sign-off Digital Model of Chip
Delay Optimization using SOP Balancing
Intelligent Design of Electronic Assets (IDEA) Workshop
Enhancing PDR/IC3 with Localization Abstraction
Robert Brayton Alan Mishchenko Niklas Een
New Directions in the Development of ABC
Alan Mishchenko Robert Brayton UC Berkeley
Alan Mishchenko Satrajit Chatterjee Robert Brayton UC Berkeley
Logic Synthesis Primer
Magic An Industrial-Strength Logic Optimization, Technology Mapping, and Formal Verification System Alan Mishchenko UC Berkeley.
A Semi-Canonical Form for Sequential AIGs
Robert Brayton Alan Mishchenko Department of EECS UC Berkeley
Integrating an AIG Package, Simulator, and SAT Solver
SmartOpt An Industrial Strength Framework for Logic Synthesis
Designing Area-Efficient Dividers and Square Rooters
Standard-Cell Mapping Revisited
LUT Structure for Delay: Cluster or Cascade?
Embedded systems, Lab 1: notes
Polynomial Construction for Arithmetic Circuits
Alan Mishchenko University of California, Berkeley
MATLAB/SIMULINK Professor Walter W. Olson
ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch
Canonical Computation without Canonical Data Structure
Canonical Computation Without Canonical Data Structure
Scalable and Scalably-Verifiable Sequential Synthesis
Automated Extraction of Inductive Invariants to Aid Model Checking
ECE 699: Lecture 3 ZYNQ Design Flow.
Integrating an AIG Package, Simulator, and SAT Solver
Improvements in FPGA Technology Mapping
Canonical Computation without Canonical Data Structure
Recording Synthesis History for Sequential Verification
Logic Synthesis Tutorial
H a r d w a r e M o d e l i n g O v e r v i e w
Delay Optimization using SOP Balancing
Canonical Computation without Canonical Data Structure
Reinventing The Wheel: Developing a New Standard-Cell Synthesis Flow
Magic An Industrial-Strength Logic Optimization, Technology Mapping, and Formal Verification System Alan Mishchenko UC Berkeley.
Innovative Sequential Synthesis and Verification
Robert Brayton Alan Mishchenko Niklas Een
Alan Mishchenko University of California, Berkeley
Word-Level Aspects of ABC
Robert Brayton Alan Mishchenko Niklas Een
Presentation transcript:

Alan Mishchenko Department of EECS UC Berkeley ABC Overview This 10 minute presentation gives an overview of ABC: its history, place in the design flow, where it is used today, and future plans Alan Mishchenko Department of EECS UC Berkeley

Introduction ABC is a open-source logic synthesis and formal verification system developed by the group of Professor Robert Brayton at UC Berkeley Distributed under a BSD-like license ABC is a configurable and extensible toolbox containing efficient implementation of many relevant computations It has become standard in industry and academia for Performing tasks in logic synthesis and verification Learning state-of-the-art implementations Prototyping and benchmarking new solutions

History Started in 2005 as a “summer project” Unexpectedly took off with some industrial users switching to it from SIS as early as fall 2005 Many researchers and companies adopted ABC later Implementations continue to improve, some of them currently in the 4th generation 3

Place of ABC in Design Flow System specification Verification High-level synthesis ABC Logic synthesis Technology mapping Physical synthesis Manufacturing

ABC and IDEA Project At present, ABC is more of a toolbox than a full push-button solution It implements most of the synthesis, mapping, and verification computations needed in the design flow, but it lacks some for example, mapping of sequential logic into library flip-flops is missing However, ABC+Yosys is a full solution from RTL to a mapped netlist Assuming that “file.v” contains RTL Verilog and “file.lib” contains a Liberty Library, the following Yosys script is a “full solution” read_verilog file.v # RTL elaboration read_liberty -lib file.lib # Liberty file parsing synth # high-level synthesis dfflibmap -liberty file.lib # sequential logic mapping abc -liberty file.lib # synthesis and mapping by ABC opt_clean # post-processing write_verilog file_out.v # producing mapped netlist (script courtesy of Clifford Wolf, the developer of Yosys)

Where ABC Is Used It is impossible to say exactly how many companies use ABC and in what role It is safe to say that all major and many relevant minor companies evaluated ABC It is safe to say that ABC is industrial-strength used in industrial tools to replace obsolete methods and implementations used in many academic projects won 7 hardware model checking competitions conducted since 2007 (http://fmv.jku.at/hwmcc15/) received other performance awards for example, 2016 ICCAD CAD competition, Problem A

What’s Next A small plan A bigger plan The biggest plan Continue improving baseline implementations and experiment with new ideas on an ongoing basis A bigger plan Additionally, expand in the direction of the design entry Improve HDL interface Enable some form of high-level synthesis Develop strong word-level optimization and verification The biggest plan Additionally, rewrite the codebase to make ABC more efficient, flexible, and useful for a wider range of tasks

Summary Introduced ABC Reviewed its history Outlined its place in the design flow Discussed where and how it is used Suggested next steps in the development