Haihua Su, Sani R. Nassif IBM ARL

Slides:



Advertisements
Similar presentations
Optimization with Constraints
Advertisements

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
Efficient Design and Analysis of Robust Power Distribution Meshes Puneet Gupta Blaze DFM Inc. Andrew B. Kahng.
NTHU-CS VLSI/CAD LAB TH EDA De-Shiuan Chiou Da-Cheng Juan Yu-Ting Chen Shih-Chieh Chang Department of CS, National Tsing Hua University, Taiwan Fine-Grained.
Minimum Implant Area-Aware Gate Sizing and Placement
Improving Placement under the Constant Delay Model Kolja Sulimma 1, Ingmar Neumann 1, Lukas Van Ginneken 2, Wolfgang Kunz 1 1 EE and IT Department University.
Computer Science & Engineering Department University of California, San Diego SPICE Diego A Transistor Level Full System Simulator Chung-Kuan Cheng May.
Power Grid Sizing via Convex Programming Peng Du, Shih-Hung Weng, Xiang Hu, Chung-Kuan Cheng University of California, San Diego 1.
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
Improved Algorithms for Link- Based Non-tree Clock Network for Skew Variability Reduction Anand Rajaram †‡ David Z. Pan † Jiang Hu * † Dept. of ECE, UT-Austin.
Spring 2012, Apr 4...ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2012 Power and Ground Vishwani D. Agrawal James J.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design Hao Yu Berkeley Design Chunta Chu and Lei He EE Department.
An Algebraic Multigrid Solver for Analytical Placement With Layout Based Clustering Hongyu Chen, Chung-Kuan Cheng, Andrew B. Kahng, Bo Yao, Zhengyong Zhu.
1 Adjoint Method in Network Analysis Dr. Janusz A. Starzyk.
Department of Electronic Engineering BASIC ELECTRONIC ENGINEERING Transients Analysis.
1 Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization TingTing Hwang Tsing Hua University, Hsin-Chu.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Lecture 9, Slide 1EECS40, Fall 2004Prof. White Lecture #9 OUTLINE –Transient response of 1 st -order circuits –Application: modeling of digital logic gate.
Decoupling Capacitance Allocation for Power Supply Noise Suppression Shiyou Zhao, Kaushik Roy, Cheng-Kok Koh School of Electrical & Computer Engineering.
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
Power Reduction for FPGA using Multiple Vdd/Vth
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Frank Edward Curtis Northwestern University Joint work with Richard Byrd and Jorge Nocedal February 12, 2007 Inexact Methods for PDE-Constrained Optimization.
ENCI 303 Lecture PS-19 Optimization 2
Lecture 12 Review and Sample Exam Questions Professor Lei He EE 201A, Spring 2004
On-chip power distribution in deep submicron technologies
Quadratic and Linear WL Placement Using Quadratic Programming: Gordian & Gordian-L Shantanu Dutt ECE Dept., Univ. of Illinois at Chicago Acknowledgements:
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
EE 201C Modeling of VLSI Circuits and Systems
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
1 Interconnect and Packaging Lecture 8: Clock Meshes and Shunts Chung-Kuan Cheng UC San Diego.
Partition-Driven Standard Cell Thermal Placement Guoqiang Chen Synopsys Inc. Sachin Sapatnekar Univ of Minnesota For ISPD 2003.
Frank Edward Curtis Northwestern University Joint work with Richard Byrd and Jorge Nocedal January 31, 2007 Inexact Methods for PDE-Constrained Optimization.
1 A Fast Algorithm for Power Grid Design Jaskirat Singh Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota.
Stochastic Current Prediction Enabled Frequency Actuator for Runtime Resonance Noise Reduction Yiyu Shi*, Jinjun Xiong +, Howard Chen + and Lei He* *Electrical.
Crosstalk Noise Optimization by Post-Layout Transistor Sizing Masanori Hashimoto Masao Takahashi Hidetoshi Onodera Dept. CCE, Kyoto University.
Distributed Computation: Circuit Simulation CK Cheng UC San Diego
Jianhua Liu1, Yi Zhu1, Haikun Zhu1, John Lillis2, Chung-Kuan Cheng1
IBM Microelectronics © 2005 IBM Corporation SLIP 2005April 2, 2005 Bounding the Impact of Transient Power Supply Noise in Static Timing Analysis Over a.
Xuanxing Xiong and Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago, Illinois, United States November, 2011 Vectorless.
EE 201C Modeling of VLSI Circuits and Systems
Timing Model Reduction for Hierarchical Timing Analysis Shuo Zhou Synopsys November 7, 2006.
1ISPD'03 Process Variation Aware Clock Tree Routing Bing Lu Cadence Jiang Hu Texas A&M Univ Gary Ellis IBM Corp Haihua Su IBM Corp.
Piero Belforte, HDT 1999: PRESTO POWER by Alessandro Arnulfo.
Excel’s Solver Use Excel’s Solver as a tool to assist the decision maker in identifying the optimal solution for a business decision. Business decisions.
Bounded Nonlinear Optimization to Fit a Model of Acoustic Foams
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
On-Chip Power Network Optimization with Decoupling Capacitors and Controlled-ESRs Wanping Zhang1,2, Ling Zhang2, Amirali Shayan2, Wenjian Yu3, Xiang Hu2,
Technology Migration Technique for Designs with Strong RET-driven Layout Restrictions Xin Yuan, Kevin McCullen, Fook-Luen Heng, Robert Walker, Jason Hibbeler,
Delay Optimization using SOP Balancing
Chapter 2 Interconnect Analysis Delay Modeling
Chapter 5a On-Chip Power Integrity
Chapter 2 Interconnect Analysis Delay Modeling
Yiyu Shi*, Jinjun Xiong+, Howard Chen+ and Lei He*
Yiyu Shi*, Wei Yao*, Jinjun Xiong+ and Lei He*
EE 201C Modeling of VLSI Circuits and Systems
Illustrative Example:
Wire Indctance Consequences of on-chip inductance include:
Yiyu Shi*, Jinjun Xiong+, Chunchen Liu* and Lei He*
Reducing Clock Skew Variability via Cross Links
Yiyu Shi*, Jinjun Xiong+, Chunchen Liu* and Lei He*
Delay Optimization using SOP Balancing
Transient Analysis of Power System
Chirayu S. Amin†, Yehea I. Ismail†, and Florentin Dartu*
Computer Animation Algorithms and Techniques
Presentation transcript:

Haihua Su, Sani R. Nassif IBM ARL An Algorithm for Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layouts Haihua Su, Sani R. Nassif IBM ARL Sachin S. Sapatnekar ECE Department University of Minnesota 9/18/2018 ISPD'02, San Diego, CA

Outline On-chip decap overview Modeling and noise analysis Problem formulation and Adjoint sensitivity analysis Decap sizing and placement scheme Experimental results Conclusion 9/18/2018 ISPD'02, San Diego, CA

On-chip Decoupling Capacitors Non-switching gate capacitance Thin oxide capacitance w: width of decap h: height of decap tox: thickness of thin oxide ox: permittivity of SiO2 9/18/2018 ISPD'02, San Diego, CA

Decoupling Capacitor Models 1st order model 2nd order model (non-idealities) 9/18/2018 ISPD'02, San Diego, CA

Power Network Modeling Power Grid: resistive mesh Cells: time-varying current sources Decaps: 1st order or 2nd order decap model Package: inductance + ideal constant voltage source + 9/18/2018 ISPD'02, San Diego, CA

Power Grid Noise Analysis Noise metric: shaded area Waveform of node j on VDD grid Vj + z(j) Z = S z(j) Reference: A. R. Conn, R. A. Haring and C. Visweswariah, Noise Considerations in Circuit Optimization, ICCAD’98 9/18/2018 ISPD'02, San Diego, CA

Formulation - Constrained Nonlinear Programming Problem Minimize Z(wj), j = 1..Ndecap Subject to Swk  (1-ri)Wchip, i = 1..Nrow And 0  wj  wmax , j = 1..Ndecap ri is the occupancy ratio of row i Cell Decap wj 9/18/2018 ISPD'02, San Diego, CA

Solver – Sequential Quadratic Programming (SQP) QPSOL - Quasi-Newton method to solve the problem of multidimensional minimization of functions with derivatives Requirements evaluation of the objective function and constraint functions calculation of first-order derivatives 9/18/2018 ISPD'02, San Diego, CA

Adjoint Sensitivity Analysis Original circuit Vj(t) + Adjoint circuit x(t) and – node voltages, source currents, inductor currents u(t) – time-dependent sources i() – current sources applied to all bad nodes ij() 9/18/2018 ISPD'02, San Diego, CA

Adjoint Sensitivity Analysis (cont’d) Convolve to get sensitivities Z is the noise metric for all the grid = S z(j) 9/18/2018 ISPD'02, San Diego, CA

Adjoint Sensitivity Analysis (cont’d) Fast convolution for piecewise linear waveforms ~O(N+M) N linear segments M linear segments p q 9/18/2018 ISPD'02, San Diego, CA

Sensitivity w.r.t. Decaps Adjoint sensitivity w.r.t. Cnear, R and Cfar Applying chain rule to find the sensitivity w.r.t. decap width w: 9/18/2018 ISPD'02, San Diego, CA

Scheme Analyze circuit and store waveforms Compute Z Setup current sources for adjoint circuit Analyze adjoint circuit & store waveforms Compute Z/Ci and Z/wi Evaluate constraint function & gradients Feed to QP solver to get the updated wi According to the new wi , replace cells and decaps one by one 9/18/2018 ISPD'02, San Diego, CA

Decap Optimization Process (one row for illustration) Start from equal distribution of decaps: Iteration 1: Iteration 2: 9/18/2018 ISPD'02, San Diego, CA

Optimization Results Vdd =1.8V, vdrop limit =10%Vdd, ri = 80% 3 2 1 Chip Before After Opt 100 70 80 63 105 2 Num bad nodes 828 861 974 Num of nodes 0.222 0.201 0.230 0.196 0.193 0.176 Vmax (V) 0.649 0.200 0.366 0.063 0.121 0.000 Z (Vns) 132 85 53 Num of rows 3664 3288 1964 Num of dcps 12.5 15.2 0.9 CPU time (mins) 9/18/2018 ISPD'02, San Diego, CA

VDD and GND Contour (chip2) Vmax=0.190V Vmax=0.191V Vmax=0.230V Vmax=0.196V Z=0.366(V•ns) Z=0.063(V•ns) 9/18/2018 ISPD'02, San Diego, CA

Optimal Placement (chip2) 9/18/2018 ISPD'02, San Diego, CA

Noise Reduction Trend (chip2) 9/18/2018 ISPD'02, San Diego, CA

Conclusion Proposed a scheme of decoupling capacitor sizing and placement for standard-cell layouts Applied after placement and before signal routing Formulated into nonlinear programming problem Reduced transient noise Presented a fast piece-wise linear waveform convolution for adjoint sensitivity analysis 9/18/2018 ISPD'02, San Diego, CA

Thank you! 9/18/2018 ISPD'02, San Diego, CA