6 September 2017 OCP NIC subgroup teleconference

Slides:



Advertisements
Similar presentations
2x2 module & stave layouts. 2 options “Small chip” “Big chip” Boundary between “small” and “big” is determined by the 6” sensor wafer layout that must.
Advertisements

3U ATCA Shelf October Proprietary and Confidential-
US ITER TBM DCLL TBM Design, Analysis and Development C. Wong, M. Dagher, S. Smolentsev and S. Malang FNS/TBM Meeting UCLA, September 19-20, 2007.
Interconnection and Packaging in IBM Blue Gene/L Yi Zhu Feb 12, 2007.
May 17, Platform Design Considerations Jim Choate Intel Corporation.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
ZQNA Electrostatic Quadrupoles for ELENA Transfer Lines 1.Conceptual design 2.Performance 3.Engineering details 4.Interfaces 5.Production planning D. Barna,
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Amphenol PCI Express 1.1/2.0 Solution. Page 2 PCI Architecture Roadmap During the Intel® Developer Forum in September 2007, Intel Fellow Ajay Bhatt provided.
ZTF Interconnecting Scheme Stephen Kaye
A case should be... The mission of YY-W2xx Server Chassis Application Power User Workstation Small and Medium Business Pedestal Server Quick view at products.
About Samway Electronic SRL Founded in 2005 in Bucharest, Romania Focused on management and monitoring solutions for telecom/industrial computers Active.
PGS Introduction "Value Series" : Best VALUE gaming cases with the highest C/P Ratio (Cost to Performance ratio). "Professional Series – Red label" :
Building a PC. Motherboard Selection Ensure the selected motherboard is appropriate for the processor model and frequency you are planning to use AMD.
1 E906 Pre-Amplifier Card 2009/10/07. 2 E906 Wire Chambers Station1 MWPC: –build a new E906 MWPC. –4500 channels in total. Station2 DC: –recycle old E866.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
AIDA 1 Mezzanine board Contacts for underside connectors Thermal contact pads.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
-Proprietary and Confidential-
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
We have to fix the design of the flanges on the 1 st horn frame to which the target support beams are attached.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.
Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.
ABC130 Hybrid/module and HCC Bond Detail ABC130 Left & Right Handed Hybrid and Module Topology Original proposal – same flavour hybrids Hybrid-module.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/23/20102electro-mechanical.
Optical InterLinks LLC (OIL)----- GuideLink ™ Polymer Waveguide Products Multichannel Monolithic Data Network Monitoring Taps Using OIL’s Polymer Waveguide.
HE NgCCM integration issues Ianos Schmidt, August 26, 2015.
SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.
HCAL Modules -First Ideas Mathias ReineckeHCAL – MPI meetingJan Motivation 2.Mechanical Constraints 3.HCAL Base Unit (HBU) 4.Light Calibration.
M1M3 Fan Coil Unit Status Gary Muller & Brian Johnson LSST 2017 Project & Community Workshop 8/17/2017.
Non-high Speed / Embedded Computing Cable Assemblies Solution
OpenPower 25Gbps Preliminary Reference Channels’ Details
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
Status and plans for the pigtails
AIC/XTORE SAS OVERVIEW
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
ob-fpc: Flexible printed circuits for the alice tracker
The mission of YY-W2xx Server Chassis
Zhaga Books November 2016.
OCP NIC 3.0 Discussion Updated New
OCP Mezz 3.0 Mechanical Recommendations
Thermal Model Description
Thermal Simulation Discussion
Standards-based Multi-Host NIC Management
OCP Mezzanine NIC 3.0 Discussion
NVMe SSD Form Factor Challenges
T10/11-119r0 by Robert Elliott, HP 7 March 2011
OCP Mezzanine NIC 3.0 Discussion
OCP NIC 3.0 Discussion - Presentation to Server WG / IC
Comments on OCP Mezz v3 & Connector/Pinout Proposal
NIC v3.0 Mechanical Discussion
NIC v3.0 Mechanical Discussion
OCP Mezzanine NIC 3.0 Discussion
OCP NIC 3.0 Discussion - status update to community
OCP Mezzanine NIC 3.0 Discussion
Ava Specification Updates
Mechanical Discussion
Mechanical Discussion
OCP Mezzanine NIC 3.0 Discussion
Updated Thermal Model Description
Mechanical Discussion
Thermal Simulation Discussion
NIC 3.0 Thermal Discussion - Updated Thermal Deck
I/O BUSES.
OCP Accelerator Module
Update on Multi Vendor Interop Project.
NVMe.
Manifold Topics Infra Mechanical and Thermal Team
Presentation transcript:

6 September 2017 OCP NIC subgroup teleconference

Enumeration Selection Enumeration 14 is preferred Allows hot-swap potential should the server design allow it. Hot-aisle cooling is optimized allowing more options for I/O Electrical routing is better on the MB Only the narrow card would be compatible with most Dell EMC servers. Adoption likely limited to the narrow card Special server may be developed for specific use-cases based on the wider card Work on enumeration 7 should be stopped Thermals do not allow most high-speed I/O configurations for hot aisle operation.

Connector Selection Prefer the use of the SFF-TA-1002 connector. Compatible with other industry standards (or those in progress) Vertical, RA and Straddle mount (in development) Supports multiple lengths for different lane widths Electrical performance based on Gen-Z/PCIe simulations show excellent performance up to Gen 5 PCIe. A couple discussion points with the HPE pinout proposal: Prefer bifurcation signal pin option be added Only supply one 12V rail for power. No VAUX/VMAIN switching on the NIC. Use another method for determination of proper NIC power state. Motherboard thicknesses are likely to vary depending on vendor/technology. How do we handle the straddle mount connectors? Different connectors? What is the thickness tolerance that can be supported?

Mechanical Form Factor Recommendations 74 mm x 115 mm (1.6 mm PWB thickness) 5 mm added to allow better PCIe routing on larger ASICs 2.67 mm bottom side keepout 11.5 mm top side keepout May require the use of offset RJ45’s for some applications Faceplate ~ 78.4 mm x 18.75 mm Faceplate/chassis EMI/ESD Gasket attached to the OCP NIC (if required) Multiple latching options shown at right to help minimize faceplate size. Use guiderails to align card in the chassis FB Model

Electrical Recommendations Gen 4/5 compatible Bifurcation – supported through signal pin is preferred Power Single 12V Power rail. Separate means for determining NIC power state Support for up to 4 multi-host via REFCLK Additional hosts would need to use SRIS Need additional details on SRIS support for early OCP 3.0 adoption! Electrical Channel Loss Budget ~2.5 dB @ 8GHz with enumeration 14 ~1.0 dB @ 8GHz with enumeration 13 Based on motherboard routing and the existing total loss budgets Pending further studies!!

Thermal Discussion Thermal Boundary Conditions Inlet temperature: 55°C Inlet Velocity: 200-300 LFM depending on card power and features Lower speeds may be an option for RJ45 versions Thermal Wish-List (Should not be system vendor specific) Common method for sensor data to be passed to the system (closed loop control) Real-time temperatures and targets Ability for card to communicate the LFM requirement to the system (open loop control) Possibility to follow scheme being adopted by PCI-SIG Latching scheme/method that does not impact face-plate venting.

Specification Details - OCP NIC 3.0 Power requirements including AUX power limitations Exact Dimensions of faceplate, faceplate cutout, top/bottom keepouts Latching surfaces/dimensions on chassis Dimensioned drawings, not just the 3D models EMI/ESD gasket nominal thickness/working range (if required) Gathering/guiding options Is this included in the server specification and just referenced in the NIC specification? Connector Wipe/retention tolerances Pinout and signal definition Support for multi-host (>= 4 hosts) Electrical channel loss budget Thermal boundary conditions LEDs – Should these be standardized?

Schedule V4 schedule aligns with expectations. Expecting first HW in early Q2 2018 SFF-TA-1002 straddle mount connector schedule may also impact the ability to build HW.

Open questions Move latching mechanism to the chassis? Hot plug capability is then tied to the specific OEM chassis. How much power can be cooled in VAUX operation? Is 1.6mm board thickness sufficient? For the narrow FF NIC 1.6 mm seems to be sufficient for current/upcoming technologies For the wider FF NIC 1.6 mm will limit the total layer count and may impact complex designs (smart NIC) Is 2.67 mm too large a bottom side keepout for the RA connector? Open questions from the community? Issues?

Thanks 