GPM Spacecraft Ethernet Study

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Routers and Routing Basics WANs And Routers. Intro To WANs.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
#147 MAPLD 2005Mark A. Johnson1 Design of a Reusable SpaceWire Link Interface for Space Avionics and Instrumentation Mark A. Johnson Senior Research Engineer.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
Kabuki 2800 Critical Design Review 19 October 2006.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Application of NetFPGA in Network Security Hao Chen 2/25/2011.
DATA ACQUISITION SYSTEM FPGA2 APEX20K200E SAMSUNG MICROCONTROLLER ARM - RISC CORE (50MHZ – 32 BIT, 8 KByte SRAM) BOOT FLASH 512K X 16 PROGRAM MEMORY SDRAM.
Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Router Architectures An overview of router architectures.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Router Architectures An overview of router architectures.
A Flexible Architecture for Simulation and Testing (FAST) Multiprocessor Systems John D. Davis, Lance Hammond, Kunle Olukotun Computer Systems Lab Stanford.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
CCNA2 Chapter 1 Wide Area Networks and Routers. WAN is a data communications network that operates beyond a LAN’s geographic scope. Users subscribe to.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
Local Area Networks Andres, Wen-Yuan Liao Department of Computer Science and Engineering De Lin Institute of Technology
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
J. Christiansen, CERN - EP/MIC
ONE Concept. ONE Work area & lab setup ONE Goals Provide single network interface regardless of physical link Provide reliable, isochronous message transport.
1. 2 Router is a device which makes communication possible between two or more different networks present in different geographical locations. To make.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
1 Aerospace Data Storage and Processing Systems SEAKR Engineering Proprietary Information SEAKR Engineering Inc. On-Board Processing SEAKR Engineering.
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
CS 4396 Computer Networks Lab Router Architectures.
C. Ingraham5-7 March 2001Data Processing Unit IFR1NCKU UCB Tohoku ISUAL Data Processing Unit (DPU) C. Ingraham.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
(1) Proliant 3000 Proliant Early Models Pentium-II processors  512 KB L2-Cache Dual processor capable up to 3 GB RAM (only 333 MHz) up to 512 MB.
Reconfigurable Computing: HPC Network Aspects Mitch Sukalski (8961) David Thompson (8963) Craig Ulmer (8963) Pete Dean R&D Seminar December.
Local-Area Networks. Topology Defines the Structure of the Network – Physical topology – actual layout of the wire (media) – Logical topology – defines.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
THEMIS CDR 1 UCB, June 16, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
Timothy Edward Quinn FIELDS iPDR – GSE Solar Probe Plus FIELDS Instrument PDR GSE Timothy Edward Quinn UCB 1.
Submitted by:.  Project overview  Block diagram  Power supply  Microcontroller  MAX232 & DB9 Connector  Relay  Relay driver  Software requirements.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
October S T A N F O R D U N I V E R S I T Y A Quick Update for GENI Engineering Conference (GEC3) - Oct 30, 2008 John W. Lockwood and the NetFPGA.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
INTERNAL & EXTERNAL OF ROUTERS.
The White Rabbit MCH Javier Serrano on behalf of Tomasz Włostowski
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
HyperTransport™ Technology I/O Link
PC Mouse operated Electrical Load Control Using VB Application
CoBo - Different Boundaries & Different Options of
Reference Router on NetFPGA 1G
Instructor: Dr. Phillip Jones
MicroTCA Common Platform For CMS Working Group
CS 286 Computer Organization and Architecture
Spartan-II + Soft IP = Programmable ASSP
New Crate Controller Development
CS 31006: Computer Networks – The Routers
We will be studying the architecture of XC3000.
RECONFIGURABLE PROCESSING AND AVIONICS SYSTEMS
Emu: Rapid FPGA Prototyping of Network Services in C#
Packet Switch Architectures
NA61 - Single Computer DAQ !
PLC Hardware Components.
Command and Data Handling
NetFPGA - an open network development platform
Cisco Routers Presented By Dr. Waleed Alseat Mutah University.
Presentation transcript:

GPM Spacecraft Ethernet Study John Godfrey Code 561 Rick Schnurr Code 560 Mike Lin Code 561 October 10, 2002

Network Interface Card (NIC) Ethernet Components Network Interface Card (NIC) One dual port NIC required per box Ethernet Switch 12 port switch required for Primary Network 12 port Switch required for Secondary Network Media Converter Converts between flight physical hardware and standard ground Ethernet networks. October 10, 2002

Proposed GPM Architecture October 10, 2002

Ethernet Spacecraft Network Ethernet Space LAN Network Interface Card Power Distribution Unit (PDU) LVDS Physical Layer Guidance, Navigation and Control (GNC) Ethernet Switch NIC NIC Switch Command and Data Handling NIC NIC Communications Card (COM) Media Converter Building LAN (or commercial Ethernet test equipment) October 10, 2002

Mil-Std-1553/SpaceWire vs Ethernet Cost 1.8 M$ 2.0 M$ Power 50W 58W Mass 16 Kg 20 Kg Risk Very little development risk ESTO/SOMO SpaceLan activity has retired hardware development risk. Any unforeseen risk is mitigated by ability to fallback to 1553 approach GSE SpaceWire GSE is custom, 1553 GSE is relatively expensive Very low cost and risk October 10, 2002

Ethernet Network Interface Card (NIC) Actel SX32 PCI Interface Actel SX32 PHY UTMC LVDS Transceivers cPCI 12.5 MHz 2.5 MHz 25 MHz Actel SX72 MAC LVDS Node 1 Physical = 4B/5B, LVDS, Data Strobe Encoded 2 pairs xmit / 2 pairs rec. 12.5 MHz xmit rate Actel SX72 Memory Controller 33 MHz 33 MHz MAC 25 MHz Memory 4Mbit SRAM Actel SX32 PHY UTMC LVDS Transceivers 12.5 MHz 2.5 MHz LVDS Node 2 October 10, 2002

Comm Card Ethernet Interface Parallel, Serial, I/O Actel SX72 I/O Interface /Router 12.5 MHz Actel SX32 PHY UTMC LVDS Transceivers 2.5 MHz 33 MHz LVDS Node 1 Actel SX72 MAC Physical = 4B/5B, LVDS, Data Strobe Encoded 2 pairs xmit / 2 pairs rec. 12.5 MHz xmit rate Actel SX72 Memory Controller 33 MHz MAC 33 MHz 25 MHz Memory 4Mbit SRAM Actel SX32 PHY UTMC LVDS Transceivers 12.5 MHz 2.5 MHz LVDS Node 2 October 10, 2002

12 Port Ethernet Switch Ethernet Switch will be implemented as a separate box. Switch will consist of five Actel FPGAs, SRAM and one LVDS driver/receiver pair per port. Switch is estimated to occupy a single 6U plus card, including both the switch and an independent power supply. October 10, 2002

Ethernet Switch (8 Port ESTO Funded) Actel SX72 FPGA Fabric, Arbitor, Lookup MII Actel SX72 FPGA UTMC LVDS Trans- ceivers LVDS Memory Lookup Table PHY PHY PHY PHY 4 ports Actel SX72 FPGA UTMC LVDS Trans- ceivers LVDS PHY PHY PHY PHY Actel SX72 FPGA FIFO Engine 4 ports Memory Frame Buffers Actel SX72 FPGA UTMC LVDS Trans- ceivers LVDS PHY PHY PHY PHY 4 ports GPM extension October 10, 2002

Media Converter Media Converter will connect/bridge flight Ethernet to any ground Ethernet network. Flight physical layer is LVDS and must be converted to standard Ethernet interface. Media converter enables the use of standard ethernet routers, network cards, and bus analyzers for testing and debugging the spacecraft network. October 10, 2002

Media Converter Programmable Logic Glue Logic MII MII RJ-45 DB-9 10/100 Data Strobe LVDS 10/100 BASE-TX Commercial 10/100BASE-TX Transceiver Glue Logic NASA/GSFC Physical Layer 10/100 Data Strobe LVDS (Verilog) MII MII RJ-45 DB-9 MII = Medium-Independent Interface October 10, 2002

GPM NIC Breadboard (ESTO Funded) Actel FPGA Xilinx Virtex FPGA PCI Interface Back-End I/F & Memory Controller Ethernet MAC PHY LVDS Trans- ceivers LVDS cPCI Ethernet MAC PHY Memory* Additional Parts Osc, EEPROM, etc. Memory* Test Points *Memory either inside or external October 10, 2002

SpaceLAN Breadboard Diagram Actel SX72S Xilinx XC2V4000 PCI Interface & Flash Memory Control 4 Million Gates LVDS Transceivers 108 LVDS I/O Lines Standard 32 bit / 33 MHz Compact PCI Interface Memory 2,160,000 bits RAM Flash Memory 8M x 8 18 LampsTotal 3 color Status lamps Memory SRAM 256K x 32 Memory SRAM 256K x 32 RS-232 Transceivers RS-232 ports 96 Test Points Oscillator, Reset, Power Regulators etc. Ethernet Physical Layer 1 Ethernet Port 10/100 Ethernet Transceiver October 10, 2002

SpaceLAN Breadboard Multiple use design: Will be used as either an Ethernet NIC or a SpaceWire NIC for this task October 10, 2002

Current SpaceLAN Status Three test set-ups built (four total) 19 inch, 8 slot Compact PCI racks Motorola MCP750 processors Seven Blank boards procured Parts to populate 5 boards also procured First breadboard has been fabricated (March 21) and is now in testing Four more breadboards to follow in the coming weeks GPM is funding this continuing effort Ethernet HDL code is complete In test with first breadboard SpaceWire HDL code is complete, but not implementation simulated Awaiting hardware for test October 10, 2002