Structura unui calculator

Slides:



Advertisements
Similar presentations
The Fetch – Execute Cycle
Advertisements

Machine cycle.
6-1 Chapter 6 - Datapath and Control Department of Information Technology, Radford University ITEC 352 Computer Organization Principles of Computer Architecture.
Central Processing Unit
Slide 4-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 4 Computer Organization.
ARITHMETIC LOGIC SHIFT UNIT
Microprocessor.  The CPU of Microcomputer is called microprocessor.  It is a CPU on a single chip (microchip).  It is called brain or heart of the.
LMC Little Moron Computer
Stored Program Concept: The Hardware View
Henry Hexmoor1 Chapter 10- Control units We introduced the basic structure of a control unit, and translated assembly instructions into a binary representation.
Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with registers −Program counter (PC) – 5 bits (size of addresses) −Instruction.
CPU Fetch/Execute Cycle
Basic Operational Concepts of a Computer
Computer Science 210 Computer Organization The von Neumann Architecture.
Computer Systems Organization CS 1428 Foundations of Computer Science.
Chapter 1 An Introduction to Processor Design 부산대학교 컴퓨터공학과.
6-1 Chapter 6 - Datapath and Control Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles of.
Introduction to Computing Systems from bits & gates to C & beyond The Von Neumann Model Basic components Instruction processing.
Lecture #30 Page 1 ECE 4110– Sequential Logic Design Lecture #30 Agenda 1.von Neumann Stored Program Computer Architecture Announcements 1.N/A.
IAS By : Hajer Ahmed Mohammed. ENIAC - details Decimal (not binary) Its memory contained 20 accumulators of 10 digits. 10 vacuum tubes represented each.
CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.
Lecture 5: Pipelining Implementation Kai Bu
Von Neumann Machine Objectives: Explain Von Neumann architecture:  Memory –Organization –Decoding memory addresses, MAR & MDR  ALU and Control Unit –Executing.
Model Computer CPU Arithmetic Logic Unit Control Unit Memory Unit
The structure COMPUTER ARCHITECTURE – The elementary educational computer.
Computer Science 101 Computer Systems Organization.
Computer Organization CSC 405 (VSC) Very Simple Computer.
Computer Architecture Memory, Math and Logic. Basic Building Blocks Seen: – Memory – Logic & Math.
5-1 Chapter 5 - Datapath and Control Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring Computer Architecture.
Indira Gandhi National Open University presents. A Video Lecture Course: Computer Platforms.
Fetch-execute cycle.
8085. Microcomputer Major components of the computer - the processor, the control unit, one or more memory ICs, one or more I/O ICs, and the clock Major.
Computer Systems - Registers. Starter… Discuss in pairs the definition of the following Control Unit Arithmetic and Logic Unit Registers Internal clock.
Electrical and Computer Engineering University of Cyprus LAB 2: MIPS.
September 26, 2001Systems Architecture I1 Systems Architecture I (CS ) Lecture 2: Implementation of a Simplified Computer Jeremy R. Johnson Wednesday,
CSC 235 Computer Organization. Computer Organizaton ä Top_Level Structure ä The von-Neumann Machine ä Stack Machine ä Accumulator Machine ä Load/Store.
COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.
Computer Organization CDA 3103 Dr. Hassan Foroosh Dept. of Computer Science UCF © Copyright Hassan Foroosh 2002.
Dale & Lewis Chapter 5 Computing components
Central Processing Unit Decode Cycle. Central Processing Unit Current Instruction Register (CIR) I1 The fetch cycle has transferred an instruction from.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
Logic Gates Dr.Ahmed Bayoumi Dr.Shady Elmashad. Objectives  Identify the basic gates and describe the behavior of each  Combine basic gates into circuits.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
Stored Program Concept Learning Objectives Learn the meaning of the stored program concept The processor and its components The fetch-decode-execute and.
OCR GCSE Computer Science Teaching and Learning Resources
Dr.Ahmed Bayoumi Dr.Shady Elmashad
CS161 – Design and Architecture of Computer Systems
Electrical and Computer Engineering University of Cyprus
Computer Organization
Computer Systems – Memory & the 3 box Model
Computer Science 210 Computer Organization
von Neumann Architecture CPU
Decode and Operand Read
Computer Architecture
System Architecture 1 Chapter 2.
COMS 161 Introduction to Computing
Systems Architecture I (CS ) Lecture 2: A Simplified Computer
The Little Man Computer
von Neumann Architecture CPU
PZ01C - Machine architecture
Computer Architecture and Organization: L07: Control Sequence
GCSE OCR 1 The CPU Computer Science J276 Unit 1
Computer Concept and Practice
Basic components Instruction processing
Computer Evolution and Performance
Information Representation: Machine Instructions
Objectives Describe common CPU components and their function: ALU Arithmetic Logic Unit), CU (Control Unit), Cache Explain the function of the CPU as.
MIPS Processor.
COMPUTER ARCHITECTURE
Presentation transcript:

Structura unui calculator Lab02

Calculatorul?

Calculator? 1

Calculator?

Calculator? #include <stdio.h> #include <conio.h> #include <time.h> #include <dos.h> #include <stdlib.h> #define NR_MAX 5000 #define pas 50 typedef struct { double valoare; int baterie; }nod; int nr_repetari=1; //reteaua de noduri nod a[NR_MAX]; //nr de noduri care sunt active la un moment dat int n; //eroarea maxima admisa pentru valori double epsilon; // tablou temporar la nodul C int b[NR_MAX]; //timp transmisie mesaje pe retea int D=1; // ------------ Functie ce initializeaza valorile interne ale bateriilor ------------------- void init() randomize(); for(int i=0;i<n;i++) a[i].baterie=random(101); a[i].valoare=random(1000*epsilon)/1000; } // ----------- Functie ce simuleaza trimiterea de mesaje ----------------------------------- void cere_valori(int dlay)

Calculatorul - cum îl abordăm? Software FIC Imagine prelucrata din Principles Of Computer Architecture - Miles J. Murdocca, Vincent P. Heuring - Prentice Hall,1999 Hardware

Ce face un calculator? Cine spune asta? De unde? Care unde apare? START Instrucţiuni de executat? Funcţie de codul operaţiei (OPCODE) Adu instrucţiunea (FETCH) Execută instrucţiunea Nu Da Cine spune asta? De unde? Care unde apare? Cine îl defineşte? Cum? Unde?

Arhitectura unui calculator Von Neumann Harvard Imagini http://www.elec.canterbury.ac.nz/PublicArea/Staff/hof/p10-embed/p10-tutorial

Funcţionarea + Instrucţiune Instrucţiune 11 10 1 START Nu Instrucţiuni de executat? Funcţie de codul operaţiei (OPCODE) Adu instrucţiunea (FETCH) Execută instrucţiunea Nu Da Instrucţiune + Instrucţiune 11 10 1

Etapele execuţiei Adu instrucţiune Decodifică instrucţiune START Instrucţiuni de executat? Funcţie de codul operaţiei (OPCODE) Adu instrucţiunea (FETCH) Execută instrucţiunea Nu Da Adu instrucţiune Instruction Access sau Instruction Fetch Decodifică instrucţiune Instruction Decode Execută instrucţiune Execution Data Access Store (write back) Results

Microprocesorul şcoală IAS* Şi acum... o maşină reală Microprocesorul şcoală IAS* * IAS – Institute for Advanced Studies, Princeton

Structura IAS DR AR PC IR AC DPU PCU ICS DPU Data /Gate register Address register PC Program counter IR Instruction register AC accumulator DPU Data programming unit PCU Program controling unit ICS Internal control signals Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Funcţionarea IAS Instruction Fetch DPU Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Funcţionarea IAS Instruction Fetch Instruction Decode DPU Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Instrucţiunea este un ADD

Funcţionarea IAS - ADD Instruction Fetch Instruction Decode Execution DPU Instruction Fetch Instruction Decode Execution Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Funcţionarea IAS - ADD Instruction Fetch Instruction Decode Execution DPU Instruction Fetch Instruction Decode Execution Data Access Write back Results Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Instrucţiunea este un LOAD

Funcţionarea IAS Instruction Fetch DPU Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Funcţionarea IAS Instruction Fetch Instruction Decode DPU Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Funcţionarea IAS - LOAD DPU Instruction Fetch Instruction Decode Execution Data access Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Funcţionarea IAS - LOAD DPU Instruction Fetch Instruction Decode Execution Data access Writeback result Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Mix and match Part 1

IAS vs Von Neumann DPU Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR PC IR Control unit ICS

Etapele execuţiei Adu instrucţiune Decodifică instrucţiune START Instrucţiuni de executat? Funcţie de codul operaţiei (OPCODE) Adu instrucţiunea (FETCH) Execută instrucţiunea Nu Da Adu instrucţiune Instruction Access sau Instruction Fetch Decodifică instrucţiune Instruction Decode Execută instrucţiune Execution Data Access Store (write back) Results

În continuare... o ALTĂ maşină reală Microprocesorul şcoală MIPS

Structura MIPS PC - Program counter; NPC - New PC; IR – Instruction register; Imm – immediate; LMD – loaded memory data; cond – branch condtion

Funcţionarea MIPS - ADD Notă: Selectarea adresei următoare nu este animată

Funcţionarea MIPS - LOAD Notă: Selectarea adresei următoare nu este animată

Mix and match Part 2

MIPS vs VonNeumann

Etapele execuţiei Adu instrucţiune Decodifică instrucţiune START Instrucţiuni de executat? Funcţie de codul operaţiei (OPCODE) Adu instrucţiunea (FETCH) Execută instrucţiunea Nu Da Adu instrucţiune Instruction Access sau Instruction Fetch Decodifică instrucţiune Instruction Decode Execută instrucţiune Execution Data Access Store (write back) Results

Von Neumann

IAS DPU Arithmetic logic circuit AC Main Memory 25 x 8 biţi DR PCU AR Control unit ICS

MIPS

P4