Energy Based Analysis of Cache Design

Slides:



Advertisements
Similar presentations
Performance Analysis of NUCA Policies for CMPs Using Parsec v2.0 Benchmark Suite Javier Lira ψ Carlos Molina ф Antonio González λ λ Intel Barcelona Research.
Advertisements

Performance Evaluation of Cache Replacement Policies for the SPEC CPU2000 Benchmark Suite Hussein Al-Zoubi.
Toward a More Accurate Understanding of the Limits of the TLS Execution Paradigm Nikolas Ioannou, Jeremy Singer, Salman Khan, Polychronis Xekalakis, Paraskevas.
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Using Instruction Block Signatures to Counter Code Injection Attacks Milena Milenković, Aleksandar Milenković, Emil Jovanov The University of Alabama in.
University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science University of Michigan.
1 A Self-Tuning Cache Architecture for Embedded Systems Chuanjun Zhang*, Frank Vahid**, and Roman Lysecky *Dept. of Electrical Engineering Dept. of Computer.
CML CML Presented by: Aseem Gupta, UCI Deepa Kannan, Aviral Shrivastava, Sarvesh Bhardwaj, and Sarma Vrudhula Compiler and Microarchitecture Lab Department.
Branch Prediction in SimpleScalar
SimpleScalar CS401. A Computer Architecture Simulator Primer What is an architectural simulator? – Tool that reproduces the behavior of a computing device.
Tiered-Latency DRAM: A Low Latency and A Low Cost DRAM Architecture
Presented by: Thabet Kacem Spring Outline Contributions Introduction Proposed Approach Related Work Reconception of ADLs XTEAM Tool Chain Discussion.
Chapter 1 CSF 2009 Computer Performance. Defining Performance Which airplane has the best performance? Chapter 1 — Computer Abstractions and Technology.
Project 4 U-Pick – A Project of Your Own Design Proposal Due: April 14 th (earlier ok) Project Due: April 25 th.
Performance Counter Based Architecture Level Power Modeling ( ) MethodologyResults Motivation & Goals Processor power is increasing.
Power Analysis of WEP Encryption Jack Kang Benjamin Lee CS252 Final Project Fall 2003.
2/15/2006"Software-Hardware Cooperative Memory Disambiguation", Alok Garg, HPCA Software-Hardware Cooperative Memory Disambiguation Ruke Huang, Alok.
Memory Redundancy Elimination to Improve Application Energy Efficiency Keith Cooper and Li Xu Rice University October 2003.
CS/ECE 3330 Computer Architecture Chapter 1 Performance / Power.
Restrictive Compression Techniques to Increase Level 1 Cache Capacity Prateek Pujara Aneesh Aggarwal Dept of Electrical and Computer Engineering Binghamton.
Author: D. Brooks, V.Tiwari and M. Martonosi Reviewer: Junxia Ma
ECE 510 Brendan Crowley Paper Review October 31, 2006.
Improving the Performance of Object-Oriented Languages with Dynamic Predication of Indirect Jumps José A. Joao *‡ Onur Mutlu ‡* Hyesoon Kim § Rishi Agarwal.
Mrinmoy Ghosh Weidong Shi Hsien-Hsin (Sean) Lee
Exploring the Tradeoffs of Configurability and Heterogeneity in Multicore Embedded Systems + Also Affiliated with NSF Center for High- Performance Reconfigurable.
TASK ADAPTATION IN REAL-TIME & EMBEDDED SYSTEMS FOR ENERGY & RELIABILITY TRADEOFFS Sathish Gopalakrishnan Department of Electrical & Computer Engineering.
NVSleep: Using Non-Volatile Memory to Enable Fast Sleep/Wakeup of Idle Cores Xiang Pan and Radu Teodorescu Computer Architecture Research Lab
Energy Saving Improvements for Industrial Ovens Gary Nola, Master Student Claudia Fajardo, Ph.D. David Meade, Ph.D. 4/13/2011.
A Novel Cache Architecture with Enhanced Performance and Security Zhenghong Wang and Ruby B. Lee.
Déjà Vu Switching for Multiplane NoCs NOCS’12 University of Pittsburgh Ahmed Abousamra Rami MelhemAlex Jones.
1 of 20 Phase-based Cache Reconfiguration for a Highly-Configurable Two-Level Cache Hierarchy This work was supported by the U.S. National Science Foundation.
Power and Frequency Analysis for Data and Control Independence in Embedded Processors Farzad Samie Amirali Baniasadi Sharif University of Technology University.
On Tuning Microarchitecture for Programs Daniel Crowell, Wenbin Fang, and Evan Samanas.
Garo Bournoutian and Alex Orailoglu Proceedings of the 45th ACM/IEEE Design Automation Conference (DAC’08) June /10/28.
Last Bank: Dealing with Address Reuse in Non-Uniform Cache Architecture for CMPs Javier Lira ψ Carlos Molina ф Antonio González λ λ Intel Barcelona Research.
LA-LRU: A Latency-Aware Replacement Policy for Variation Tolerant Caches Aarul Jain, Cambridge Silicon Radio, Phoenix Aviral Shrivastava, Arizona State.
A dynamic optimization model for power and performance management of virtualized clusters Vinicius Petrucci, Orlando Loques Univ. Federal Fluminense Niteroi,
02/21/2003 CART 1 On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories Rajagopalan Desikan, Charles R. Lefurgy, Stephen.
CS Spring 2009 CS 414 – Multimedia Systems Design Lecture 30 – Media Server (Part 5) Klara Nahrstedt Spring 2009.
Yun-Chung Yang TRB: Tag Replication Buffer for Enhancing the Reliability of the Cache Tag Array Shuai Wang; Jie Hu; Ziavras S.G; Dept. of Electr. & Comput.
Analysis of NUCA Policies for CMPs Using Parsec Benchmark Suite Javier Lira ψ Carlos Molina ф Antonio González λ λ Intel Barcelona Research Center Intel.
Exploiting Scratchpad-aware Scheduling on VLIW Architectures for High-Performance Real-Time Systems Yu Liu and Wei Zhang Department of Electrical and Computer.
Improving Energy Efficiency of Configurable Caches via Temperature-Aware Configuration Selection Hamid Noori †, Maziar Goudarzi ‡, Koji Inoue ‡, and Kazuaki.
PIPP: Promotion/Insertion Pseudo-Partitioning of Multi-Core Shared Caches Yuejian Xie, Gabriel H. Loh Georgia Institute of Technology Presented by: Yingying.
Exploiting Unbalanced Thread Scheduling for Energy and Performance on a CMP of SMT Processors Authors: Matthew DeVuyst, Rakesh Kumar, and Dean M. Tullsen.
E-MOS: Efficient Energy Management Policies in Operating Systems
On the Importance of Optimizing the Configuration of Stream Prefetches Ilya Ganusov Martin Burtscher Computer Systems Laboratory Cornell University.
1. Introduction to DECIDErelease method 2. Example 3. PDD 4. Related literature.
Cache Pipelining with Partial Operand Knowledge Erika Gunadi and Mikko H. Lipasti Department of Electrical and Computer Engineering University of Wisconsin—Madison.
??? ple r B Amulya Sai EDM14b005 What is simple scalar?? Simple scalar is an open source computer architecture simulator developed by Todd.
Lecture 2: Performance Evaluation
Search-Based Synthesis of Approximate Circuits Implemented into FPGAs
Evaluating Register File Size
Fig. 7 from Soft-error tolerance and energy consumption evaluation of embedded computer with magnetic random access memory in practical systems using computer.
Green Software Engineering Prof
Model-Driven Analysis Frameworks for Embedded Systems
Douglas Lacy & Daniel LeCheminant CS 252 December 10, 2003
Off-Road Equipment Management TSM 262: Spring 2016
Stephen Hines, David Whalley and Gary Tyson Computer Science Dept.
Detailed Analysis of MiBench benchmark suite
Ann Gordon-Ross and Frank Vahid*
Christophe Dubach, Timothy M. Jones and Michael F.P. O’Boyle
Nat. Rev. Clin. Oncol. doi: /nrclinonc
José A. Joao* Onur Mutlu‡ Yale N. Patt*
Stéphane Saussier Sorbonne Business School
A Case for Interconnect-Aware Architectures
Automatic Tuning of Two-Level Caches to Embedded Applications
Reordered/Amended test suite
CSSE 477 Software Architecture
ARTS – Assessment of Regional and Territorial Sensitivity
Presentation transcript:

Energy Based Analysis of Cache Design Shamik Bandyopadhyay (bandyos@eecs) Chris R. Baker (crbaker@eecs) CS252 Spring 2005

Problem Much of results in computer architecture focus on performance Power is an increasing concern in today’s designs Even greater concern in embedded systems domain Caches can be power hungry How do cache design decisions affect power or power x performance? Organization, replacement policies, etc.

Methodology Literature survey Simulator: SimpleScalar/Wattch Benchmarks Which make sense? Start with broad analysis of power or power x performance Narrow focus to particular design characteristic Ex: replacement policy Detailed simulation and analysis Modify SimpleScalar and/or Wattch power models

Hope to find… Cache design characteristic which yields slightly less performance with much better power consumption Foundation to propose cache designs for energy constrained applications

Related Work Many studies on cache for performance SPEC2000 benchmark analysis for cache replacement policies Existing studies on cache design for power Most limited to organization or addition of exotic features

References D. Burger, T. Austin, “The SimpleScalar Tool Set, Version 2.0”. D. Brooks, et al., “Wattch: A Framework for Architectural-Level Power Analysis and Optimizations”. H. Al-Zoubi, et al., “Performance Evaluation of Cache Replacement Policies for the Spec CPU2000 Benchmark Suite”. C-L. Su, A. Despain, “Cache Design Trade-offs for Power and Performance Optimization: A Case Study”.