Packet Switching (basics)

Slides:



Advertisements
Similar presentations
ATM Switch Architectures
Advertisements

1 Outline  Why Maximal and not Maximum  Definition and properties of Maximal Match  Parallel Iterative Matching (PIM)  iSLIP  Wavefront Arbiter (WFA)
1 Omega Network The omega network is another example of a banyan multistage interconnection network that can be used as a switch fabric The omega differs.
High-Performance Networking Group Isaac Keslassy, Nick McKeown
Chen-Nien Tsai 2008/10/16 1 Wireless and Broadband Network Laboratory (WBNLAB) Dept. of CSIE, NTUT.
Nick McKeown CS244 Lecture 6 Packet Switches. What you said The very premise of the paper was a bit of an eye- opener for me, for previously I had never.
1 Delta Network The delta network is one example of a multistage interconnection network that can be used as a switch fabric The delta network is an example.
1 Performance Results The following are some graphical performance results out of the literature for different ATM switch designs and configurations For.
Crossbar Switches Crossbar switches are an important general architecture for fast switches. 2 x 2 Crossbar Switches A general N x N crossbar switch.
High-Speed Router Design. Content Classes of Routers Components of a Router High-Speed Router Lookup Advances in Switching Fabrics Speeding Up Output.
April 10, HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.
1 Comnet 2006 Communication Networks Recitation 5 Input Queuing Scheduling & Combined Switches.
Chapter 10 Switching Fabrics. Outline Physical Interconnection Physical box with backplane Individual blades plug into backplane slots Each blade contains.
1 A Quantum self- Routing Packet Switching Manish Kumar Shukla, Rahul Ratan and A. Yavuz Oruc, Department of Electrical and Computer Engineering, University.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scaling.
Scheduling Proposals Scheduling Group Giulio Galante, Wensheng Hua, Sundar Iyer, Isaac Keslassy, Pablo Molinero, Gireesh Shrimali, Rui Zhang.
1 Netcomm 2005 Communication Networks Recitation 5.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Maximal.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scheduling.
1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
4: Network Layer4b-1 Router Architecture Overview Two key router functions: r run routing algorithms/protocol (RIP, OSPF, BGP) r switching datagrams from.
1 IP routers with memory that runs slower than the line rate Nick McKeown Assistant Professor of Electrical Engineering and Computer Science, Stanford.
Dynamic Networks CS 213, LECTURE 15 L.N. Bhuyan CS258 S99.
CS 552 Computer Networks IP forwarding Fall 2005 Rich Martin (Slides from D. Culler and N. McKeown)
ATM SWITCHING. SWITCHING A Switch is a network element that transfer packet from Input port to output port. A Switch is a network element that transfer.
TO p. 1 Spring 2006 EE 5304/EETS 7304 Internet Protocols Tom Oh Dept of Electrical Engineering Lecture 9 Routers, switches.
1 Copyright © Monash University ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University
Shivkumar Kalyanaraman Rensselaer Polytechnic Institute 1 Packet Switches.
Switches and indirect networks Computer Architecture AMANO, Hideharu Textbook pp. 92~13 0.
Survey of Performance Analysis on Banyan Networks Written By Nathan D. Truhan Kent State University.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture.
Computer Science and Engineering Parallel and Distributed Processing CSE 8380 January Session 4.
EE384y EE384Y: Packet Switch Architectures Part II Scaling Crossbar Switches Nick McKeown Professor of Electrical Engineering and Computer Science,
Shivkumar Kalyanaraman Rensselaer Polytechnic Institute 1 ECSE-6600: Internet Protocols Informal Quiz #14 Shivkumar Kalyanaraman: GOOGLE: “Shiv RPI”
Routers. These high-end, carrier-grade 7600 models process up to 30 million packets per second (pps).
Computer Networks: Switching and Queuing Ivan Marsic Rutgers University Chapter 4 – Switching and Queuing Delay Models.
ISLIP Switch Scheduler Ali Mohammad Zareh Bidoki April 2002.
Packet Forwarding. A router has several input/output lines. From an input line, it receives a packet. It will check the header of the packet to determine.
Stress Resistant Scheduling Algorithms for CIOQ Switches Prashanth Pappu Applied Research Laboratory Washington University in St Louis “Stress Resistant.
Ch 8. Switching. Switch  Devices that interconnected with each other  Connecting all nodes (like mesh network) is not cost-effective  Some topology.
Data Communications, Kwangwoon University
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 February Session 10.
Improving Matching algorithms for IQ switches Abhishek Das John J Kim.
1 Buffering Strategies in ATM Switches Carey Williamson Department of Computer Science University of Calgary.
Throughput of Internally Buffered Crossbar Switch Saturday, February 20, 2016 Mingjie Lin
Spring 2000CS 4611 Router Construction Outline Switched Fabrics IP Routers Extensible (Active) Routers.
CS 4594 Broadband Switching Elements and Fabrics.
Input buffered switches (1)
1 Chapter 7 Network Flow Slides by Kevin Wayne. Copyright © 2005 Pearson-Addison Wesley. All rights reserved.
Structure of a switch We use switches in circuit-switched and packet- switched networks. In this section, we discuss the structures of the switches used.
Chapter 14 Switching Circuit Switching Packet Switching Message Switching WCB/McGraw-Hill  The McGraw-Hill Companies, Inc., 1998.
scheduling for local-area networks”
EE384Y: Packet Switch Architectures Scaling Crossbar Switches
Chapter 8 Switching Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
URL: Chapter 8 Switching Tel: (03) Ext: URL:
Packet Forwarding.
Lecture 2. Switching of physical circuits.
Static and Dynamic Networks
Chapter 7 Network Flow Slides by Kevin Wayne. Copyright © 2005 Pearson-Addison Wesley. All rights reserved.
Packet Scheduling/Arbitration in Virtual Output Queues and Others
Indirect Networks or Dynamic Networks
Outline Why Maximal and not Maximum
Design Review.
Delta Network The delta network is one example of a multistage interconnection network that can be used as a switch fabric The delta network is an example.
Computer Networks: Switching and Queuing
Switch Performance Analysis and Design Improvements
Design Principles of Scalable Switching Networks
Presentation transcript:

Packet Switching (basics)

Crossbar scheduling: “Take-a-ticket”

HOL Probability that none of the N input ports chooses a given output port is (1-1/N)N ≈ 37% So, max throughput of this switch is: 63%

Avoid HOL-blocking with multiple input queues (one per output port)

PIM: Parallel Iterative Matching

iSLIP (avoids randomization of PIM)

iSLIP (cont’)

Multistage switching

Blocking vs non-blocking switching networks

Blocking vs non-blocking switching networks

Clos network (N, n, k): Non-blocking if k ≥2n-1 (Prove this!)

Clos network (N,n,k=2n-1): Prove that min number of crosspoints = 5 Clos network (N,n,k=2n-1): Prove that min number of crosspoints = 5.6N√N (for n= √ (N/2)

Banyan networks and the self-routing property

Benes network