Network-on-Chip & NoCSim

Slides:



Advertisements
Similar presentations
Interconnection Networks: Flow Control and Microarchitecture.
Advertisements

Prof. Natalie Enright Jerger
1 Routing Protocols I. 2 Routing Recall: There are two parts to routing IP packets: 1. How to pass a packet from an input interface to the output interface.
A Novel 3D Layer-Multiplexed On-Chip Network
© 2006 Cisco Systems, Inc. All rights reserved. MPLS v2.2—8-1 MPLS TE Overview Understanding MPLS TE Components.
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
Packet Switching COM1337/3501 Textbook: Computer Networks: A Systems Approach, L. Peterson, B. Davie, Morgan Kaufmann Chapter 3.
A NoC Generation and Evaluation Framework
NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter Final presentation part A Winter 2006.
1 Lecture 23: Interconnection Networks Paper: Express Virtual Channels: Towards the Ideal Interconnection Fabric, ISCA’07, Princeton.
1 Switching and Forwarding Bridges and Extended LANs.
Network based System on Chip Final Presentation Part B Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
CSE 291-a Interconnection Networks Lecture 12: Deadlock Avoidance (Cont’d) Router February 28, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter.
Network based System on Chip Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
Network based System on Chip Part A Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter PART A Midterm presentation Winter 2006.
CSE 291-a Interconnection Networks Lecture 15: Router (cont’d) March 5, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter 2007 Transcribed by Ling.
1 Lecture 26: Interconnection Networks Topics: flow control, router microarchitecture.
1 Switching and Forwarding Bridges and Extended LANs.
NoC, NoC! Who's there? Rabi N. Mahapatra Texas A&M University.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Low-Latency Virtual-Channel Routers for On-Chip Networks Robert Mullins, Andrew West, Simon Moore Presented by Sailesh Kumar.
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | SCHOOL OF COMPUTER SCIENCE | GEORGIA INSTITUTE OF TECHNOLOGY MANIFOLD Back-end Timing Models Core Models.
29-Aug-154/598N: Computer Networks Switching and Forwarding Outline –Store-and-Forward Switches.
Communication issues for NOC By Farhadur Arifin. Objective: Future system of NOC will have strong requirment on reusability and communication performance.
Introduction to Routing and Routing Protocols By Ashar Anwar.
Introduction to Network Layer. Network Layer: Motivation Can we built a global network such as Internet by extending LAN segments using bridges? –No!
Networks-on-Chips (NoCs) Basics
SMART: A Single- Cycle Reconfigurable NoC for SoC Applications -Jyoti Wadhwani Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramaniam,
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
Author : Jing Lin, Xiaola Lin, Liang Tang Publish Journal of parallel and Distributed Computing MAKING-A-STOP: A NEW BUFFERLESS ROUTING ALGORITHM FOR ON-CHIP.
1 Flow Identification Assume you want to guarantee some type of quality of service (minimum bandwidth, maximum end-to-end delay) to a user Before you do.
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
1 ECE453 - Introduction to Computer Networks Lecture 1: Introduction.
Yu Cai Ken Mai Onur Mutlu
OASIS NoC Revisited Adam Esch (m ). Outline Pre-Research OASIS Overview Research Contributions Remarks OASIS Suggestions Future Work.
RIP Routing Protocol. 2 Routing Recall: There are two parts to routing IP packets: 1. How to pass a packet from an input interface to the output interface.
1 Switching and Forwarding Sections Connecting More Than Two Hosts Multi-access link: Ethernet, wireless –Single physical link, shared by multiple.
Network On Chip Cache Coherency Final presentation – Part A Students: Zemer Tzach Kalifon Ethan Kalifon Ethan Instructor: Walter Isaschar Instructor: Walter.
1 Lecture 22: Interconnection Networks Topics: Routing, deadlock, flow control, virtual channels.
Fall, 2001CS 6401 Switching and Routing Outline Routing overview Store-and-Forward switches Virtual circuits vs. Datagram switching.
Network-on-Chip Paradigm Erman Doğan. OUTLINE SoC Communication Basics  Bus Architecture  Pros, Cons and Alternatives NoC  Why NoC?  Components 
Chapter 3 Part 3 Switching and Bridging
Mohamed Abdelfattah Vaughn Betz
The network-on-chip protocol
Lecture 23: Interconnection Networks
Packet Switching Outline Store-and-Forward Switches
Switching and Forwarding Bridges and Extended LANs
Interconnection Networks: Flow Control
Azeddien M. Sllame, Amani Hasan Abdelkader
OpenSMART: Single-cycle Multi-hop NoC Generator in BSV and Chisel
Chapter 3 Part 3 Switching and Bridging
Lecture 17: NoC Innovations
Deadlock Free Hardware Router with Dynamic Arbiter
Mechanics of Flow Control
Israel Cidon, Ran Ginosar and Avinoam Kolodny
Switching, routing, and flow control in interconnection networks
Lecture: Interconnection Networks
On-time Network On-chip
Natalie Enright Jerger, Li Shiuan Peh, and Mikko Lipasti
Low-Latency Virtual-Channel Routers for On-Chip Networks Robert Mullins, Andrew West, Simon Moore Presented by Sailesh Kumar.
EE 122: Lecture 7 Ion Stoica September 18, 2001.
Lecture: Interconnection Networks
Chapter 3 Part 3 Switching and Bridging
CS 6290 Many-core & Interconnect
Lecture 25: Interconnection Networks
Switching, routing, and flow control in interconnection networks
Multiprocessors and Multi-computers
Presentation transcript:

Network-on-Chip & NoCSim Praveen Bhojwani

Agenda Brief introduction Development environment Design components

Introduction Future SoC designs will be too complex and bus based communication will be incapable of providing the desired level performance On-chip networks address design issues

Possible NoC designs

Design Issues Regular network issues: topology Energy efficient Latency aware Reliable communication Testability Interfacing etc

NoCSim Developed in SystemC Interconnection network simulator Features: Topology: 2D torus Source routing Virtual channel based communication Capable of providing QoS, via class based VC allocation Configurable multi-source traffic sources

Features (contd…) Given energy estimates for certain components, can provide Energy and Power estimates for communication in the network Can be setup to provide end-to-end or hop-to-hop reliability

Components InputChannel – input port OutputChannel – output port VCAllocator – VC allocator CNIntf – core network interface NWTile – composed of IC, OC and VCA NoC – 2D torus network of NWTiles

Components layout

Input Channel Receives flits Classifies them into VCs Flits are flow digits Packet is broken up into a number of flits Each packet will have at least a HEAD and TAIL flit (if size==1, we have a HDT flit) Classifies them into VCs

Input Channel (contd…) Serves each VC in a round robin fashion When serving HEAD flits (1st flit of a packet), requests VCAllocator for a VC at the next router When providing QoS, it specifies the desired class Forward flit to output channel in the desired direction Also update credit information at the neighboring routers

Output Channel Receives flits from Input Channels and sends them over the link to the next router When providing reliability, it waits for ACK/NAK

VC Allocator Receives VC requests for particular direction and class of service, returns free VC ids. Accepts credit update information from Input Channels from all 5 directions

CNI – Core Network Interface Acts as a traffic source and sink Configured via configuration file Active when system is setup for end-to-end reliability