The fetch-execute cycle

Slides:

Advertisements

Similar presentations

Fetch-Execute cycle. Memory Read operation Read from memory.

Advertisements

The Fetch – Execute Cycle

Memory. Memory.

Central Processing Unit

by Wannarat Computer System Design Lecture 2 Instruction Set Architecture.

1 Datapath and Control (Multicycle datapath) CDA 3101 Discussion Section 11.

CIS 314 Fall 2005 MIPS Datapath (Single Cycle and Multi-Cycle)

2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.

Microprocessor.  The CPU of Microcomputer is called microprocessor.  It is a CPU on a single chip (microchip).  It is called brain or heart of the.

CBP Comp 1017 Digital Technologies1 Let’s make a Computer.

CSE115: Introduction to Computer Science I

CSE111: Great Ideas in Computer Science Dr. Carl Alphonce 219 Bell Hall Office hours: M-F 11:00-11:

Computer Systems. Computer System Components Computer Networks.

Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)

Overview The von Neumann Machine - the programmable digital computer Introducing the LC-3 Computer - A “toy” computer for us to learn from Computer machine.

Basic Computer Organization, CPU L1 Prof. Sin-Min Lee Department of Computer Science.

1 Sec (2.3) Program Execution. 2 In the CPU we have CU and ALU, in CU there are two special purpose registers: 1. Instruction Register 2. Program Counter.

CPU Fetch/Execute Cycle

Basic Operational Concepts of a Computer

Computer Science 210 Computer Organization The von Neumann Architecture.

Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.

CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.

Assembly Language A Brief Introduction. Unit Learning Goals CPU architecture. Basic Assembler Commands High level Programming  Assembler  Machine Language.

The Central Processing Unit (CPU) and the Machine Cycle.

Important Concepts  Parts of the CPU  Arithmetic/Logic Unit  Control Unit  Registers  Program Counter  Instruction Register  Fetch/Decode/Execute.

Computer Science 101 Computer Systems Organization ALU, Control Unit, Instruction Set.

Fetch-execute cycle.

CMSC 150 PROGRAM EXECUTION CS 150: Wed 1 Feb 2012.

Sample Code (Simple) Run the following code on a pipelined datapath: add1 2 3 ; reg 3 = reg 1 + reg 2 nand ; reg 6 = reg 4 & reg 5 lw ; reg.

Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.

COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.

Fetch-Execute Cycle Fetch the next instruction Decode Execute It.

Dale & Lewis Chapter 5 Computing components

Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.

Multicycle datapath.

RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.

Central Processing Unit Decode Cycle. Central Processing Unit Current Instruction Register (CIR) I1 The fetch cycle has transferred an instruction from.

Chapter 20 Computer Operations Computer Studies Today Chapter 20.

CPU How computers work Address bus Data bus Control bus A ALU B PC: C

Lecture 13 - Introduction to the Central Processing Unit (CPU)

CPU Organisation & Operation

Computer Science 210 Computer Organization

Five Execution Steps Instruction Fetch

פרק 2: חיווט, זיכרונות בנקים זוגיים ואי-זוגיים

Data Representation – Instructions

The Processor and Machine Language

Computer Science 210 Computer Organization

Functional Units.

CS149D Elements of Computer Science

Design of the Control Unit for One-cycle Instruction Execution

Intel 8080 Processor The 8080 was an 8-bit processor

The Little Man Computer

PZ01C - Machine architecture

Multicycle Approach We will be reusing functional units

THE FETCH-EXECUTE CYCLE.

PIPELINING Santosh Lakkaraju CS 147 Dr. Lee.

ARM7TDMI Block Diagram Barrel Shifter Booth Multiplie r Data Out Register. D[31:0] Control Lines Data In Register. B busA bus ALU bus PC A[31:0] A.L.U.

ARM7TDMI Block Diagram Barrel Shifter Booth Multiplie r Data Out Register. D[31:0] Control Lines Data In Register. B busA bus ALU bus PC A[31:0] A.L.U.

Program Execution.

The Von Neumann Machine

THE FETCH-EXECUTE CYCLE.

Objectives Describe common CPU components and their function: ALU Arithmetic Logic Unit), CU (Control Unit), Cache Explain the function of the CPU as.

Instruction execution and ALU

Computer Architecture

Sec (2.3) Program Execution.

Little Man Computer.

Presentation transcript:

The fetch-execute cycle

Memory Address Register +1 Program Counter Memory Memory Address Register Cell Selector Cells 69 70 Memory Data Register 71 72 Instruction Register Op Code Operand 73 Instruction Decoder ALU

Fetch +1 Program Counter 072 071 Memory Memory Address Register 071 69 Cell Selector Cells 69 70 Memory Data Register 251 71 251 72 Instruction Register 2 51 Op Code Operand 73 Instruction Decoder ALU

Decode +1 Program Counter Memory Memory Address Register 69 70 Cell Selector Cells 69 70 Memory Data Register 71 72 Instruction Register 2 51 Op Code Operand 73 Instruction Decoder ADD ALU

Execute +1 Program Counter Memory Memory Address Register 69 70 Cell Selector Cells 69 70 Memory Data Register 71 72 Instruction Register 2 51 Op Code Operand 73 Instruction Decoder ADD 51 ALU

Fetch +1 Program Counter 073 072 Memory Memory Address Register 072 69 Cell Selector Cells 69 70 Memory Data Register 226 71 72 Instruction Register 226 2 26 Op Code Operand 73 Instruction Decoder 51 ALU

Decode +1 Program Counter Memory Memory Address Register 69 70 Cell Selector Cells 69 70 Memory Data Register 71 72 Instruction Register 2 26 Op Code Operand 73 Instruction Decoder ADD 51 ALU

Execute +1 Program Counter Memory Memory Address Register 69 70 Cell Selector Cells 69 70 Memory Data Register 71 72 Instruction Register 2 26 Op Code Operand 73 Instruction Decoder 26 ADD 77 51 ALU

Exam question