Control Unit.

Slides:



Advertisements
Similar presentations
Computer Architecture CS 215
Advertisements

CPEN Digital System Design
KU College of Engineering Elec 204: Digital Systems Design
CS364 CH16 Control Unit Operation
Register Transfer Level
REGISTER TRANSFER LANGUAGE (RTL)
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Chapter 7 Henry Hexmoor Registers and RTL
Princess Sumaya University
PART 5: (2/2) Processor Internals CHAPTER 15: CONTROL UNIT OPERATION 1.
ARITHMETIC LOGIC SHIFT UNIT
1 Register Transfer &  -operations Computer Organization Computer Architectures Lab REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register.
8085 processor. Bus system in microprocessor.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 7 – Registers.
Chapter 7. Register Transfer and Computer Operations
Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.
Chapter 7 – Registers and Register Transfers Part 1 – Registers, Microoperations and Implementations Logic and Computer Design Fundamentals.
Computer Organization and Architecture
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
Computer System Configuration and Function Computer Architecture and Design Lecture 6.
Digital 2 : EKT 221. Today’s Outline RTL Arithmetic Operations Conditional Register Transfer RTL Logical Operations RTL Shift Operations.
EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part2.
Unit I Digital computer: functional units and their interconnections Mr. Mukul Varshney.
CSC321 Where We’ve Been Binary representations Boolean logic Logic gates – combinational circuits Flip-flops – sequential circuits Complex gates – modules.
DIGITAL 2 : EKT 221. Today’s Outline Register Transfer Clock Gating Load Control Feedback Register Transfer Language Type of Registers Basic Symbols Mathematical.
REGISTER TRANSFER AND MICROOPERATIONS
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 7 – Registers and Register Transfers Part.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
1 Chapter 7 Henry Hexmoor Registers and RTL. REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register Transfer Bus and Memory Transfers.
Register Transfer Languages (RTL)
Chapter 10 Control Unit Operation “Controls the operation of the processor”
1 COMP541 Datapaths I Montek Singh Mar 8, Topics  Over next 2/3 classes: datapaths  Basic register operations Book sections 7-2 to 7-6 and 7-8.
Processor Organization and Architecture Module III.
Chapter 1_0 Registers & Register Transfer. Chapter 1- Registers & Register Transfer  Chapter 7 in textbook.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
ECEG-3202: Computer Architecture and Organization, Dept of ECE, AAU 1 Register Transfer & Microoperations.
1 Register Transfer and Microoperations Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon’s slides.
1 REGISTER TRANSFER & MICROOPERATIONS. 2 OUTLINES Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations Logic.
Types of Micro-operation  Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform.
Functions of Processor Operation Addressing modes Registers i/o module interface Memory module interface Interrupts.
REGISTER TRANSFER AND MICROOPERATIONS
Basic Computer Organization and Design
Overview Register Transfer Language Register Transfer
REGISTER TRANSFER AND MICROOPERATIONS
Chap 7. Register Transfers and Datapaths
CHAPTER 4 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Micro-Operations A computer executes a program Fetch/execute cycle
William Stallings Computer Organization and Architecture
William Stallings Computer Organization and Architecture 7th Edition
KU College of Engineering Elec 204: Digital Systems Design
Overview Register Transfer Language Register Transfer
Register Transfer and Microoperations
REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT
Chapter 15 Control Unit Operation
Computer Organization and Design
Computer Architecture and Design Lecture 6
William Stallings Computer Organization and Architecture 7th Edition
MBR MAR RWM Unit R (Read Control) W (write Control) MBR.
CSC 220: Computer Organization
Registers.
Overview Part 1 - Registers, Microoperations and Implementations
Chapter 14 Control Unit Operation
Datapath.
William Stallings Computer Organization and Architecture 8th Edition
Overview Part 1 - Registers, Microoperations and Implementations
CHAPTER-3 REGISTER TRANSFER LANGUAGE AND MICROOPERATIONS
Presentation transcript:

Control Unit

The internal hardware organization of a digital computer is best defined by specifying. The set of registers it contains and their functions. The sequence of microoperations performed on the binary information stored. The control that initiates the sequence of microoperations.

Microoperation The operations on the data in registers are called microoperations. The functions built into registers are examples of microoperations Shift, Load, Clear, Increment, … An elementary operation performed (during one clock pulse), on the information stored in one or more registers

Use symbols, rather than words, to specify the sequence of microoperations Register transfer language: The symbolic notation used to describe the microoperation transfer among registers Number of microoperations required to execute an instruction by a processing unit A register transfer language enables proper expressions for these microoperations

Registers Registers are designated by capital letters, sometimes followed by numbers (e.g., A, R13, IR) Often the names indicate function: MAR - memory address register PC - program counter IR - instruction register Registers and their contents can be viewed and represented in various ways A register can be viewed as a single entity: Registers may also be represented showing the bits of data they contain MAR

Declare Registers Declare registers A [8], B [8] PC [16] PCHI [8] = PC[15 – 8] B [0]  A [8]

Register Transfer Copying the contents of one register to another is a register transfer A register transfer is indicated as R2  R1 In this case the contents of register R1 are copied (loaded) into register R2 A simultaneous transfer of all bits from the source R1 to the destination register R2, during one clock pulse Note that this is a non-destructive; i.e. the contents of R1 are not altered by copying (loading) them to R2

Register Transfer A register transfer such as A  B Implies that the digital system has the data lines from the source register B to the destination register A Parallel load in the destination register A Control lines to perform the action B 8 Data A E

Control Function Often actions need to only occur if a certain condition is true This is similar to an “if” statement in a programming language In digital systems, this is often done via a control signal, called a control function If the signal is 1, the action takes place This is represented as: P: R2  R1 Which means “if P = 1, then load the contents of register R1 into register R2”, i.e., if (P = 1) then (R2  R1)

Hardware Implementation of Controlled Transfer P: R2 R1 Block diagram Control Circuit P Load R2 Clock n R1

If A > B and D[0] = 0 then A  B i.e., C0 : A  B where C0 = G ᴧ D [0]1 B 8 D[0] A>B Enable B G A A

If x = 0 and t = 1 then A  B else A  D i.e., C0 : A  B C01 : A  D Where C0 = x1t and C01=(x1t)1 D B C0 X 0 1 MUX t Vcc A

Simultaneous Operations If two or more operations are to occur simultaneously, they are separated with commas P: R3  R5, MAR  IR Here, if the control function P = 1, load the contents of R5 into R3, and at the same time (clock), load the contents of register IR into register MAR

Basic Symbols for Register Transfers Description Examples Capital letters & numerals Denotes a register MAR, R2 Parentheses () Denotes a part of a register R2(0-7), R2(L) Arrow  Denotes transfer of information R2  R1 Colon : Denotes termination of control function P: Comma , Separates two micro-operations A  B, B  A

Bus Transfer In RTL Depending on whether the bus is to be mentioned explicitly or not, register transfer can be indicated as either or In the former case the bus is implicit, but in the latter, it is explicitly indicated R2 R1 BUS R1, R2  BUS

SUMMARY OF R. TRANSFER MICROOPERATIONS D  A Transfer content of reg. A into reg. D A  A +1 Increment the content of A by 1 A  A -1 Decrement the content of A by 1 A1 + 1 Compute the 2’s complement of A D  A ᴠ B Compute the logical OR of A and B and save the result in D D  A ᴧ B Compute the logical AND of A and B and save the result in D LSR (A) Logically shift the contents of the register A one position to the right . ASR (A) Arithmetically shift the contents of the register A one position to the right .

LSL ASL ROR ROL $ ASR(A$Q) ; , M  inbus

Declare registers A[8], M[8], Q[8]; Declare buses Inbus[8], Outbus[8] Start: A 0, M Inbus; clear A and transfer M Q Inbus ; transfer Q Loop: A A+M, Q  Q – 1; If Q <> 0 then go to Loop; Outbus = A Halt: Go to Halt

MBR RWM MAR Unit MBR R: MBR  M ( MAR) W: M ( MAR)  MBR R (Read Control) W (write Control) MBR R: MBR  M ( MAR) W: M ( MAR)  MBR

R2  R0 + R1

R2  R0 + R1

R2  R0 + R1