Forward Pixel Detector FPix Upgrade Readout Architecture CMSpix-doc-XXXX Sergey Los Fermilab US-CMS Pixel Group October 28, 2009 CMS Upgrade Workshop S.

Slides:



Advertisements
Similar presentations
1 UNIT I (Contd..) High-Speed LANs. 2 Introduction Fast Ethernet and Gigabit Ethernet Fast Ethernet and Gigabit Ethernet Fibre Channel Fibre Channel High-speed.
Advertisements

Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.
HARDWARE Rashedul Hasan..
Digital Computer Fundamentals
CCTC MFG Capabilities & Technology Roadmap
10-Nov-2005US ATLAS Tracking Upgrade Santa Cruz 1.
SPACE PRODUCT ASSURANCE
1 Operating Systems Input/Output Management. 2 What is the I/O System A collection of devices that different sub- systems of a computer use to communicate.
Introduction to Network
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
1 Module and stave interconnect Rev. sept. 29/08.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Production and Testing Status V. Fisch, T. Kiss, T. Tölyhi, V. Veszprémi BPIX Supply Tube Electronic Boards.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
CMS Upgrade Workshop November Fermilab POWER DISTRIBUTION SYSTEM STUDIES FOR THE CMS TRACKER Fermilab,University of Iowa and University of Mississippi.
Current ILC work at Fermilab Electrical Engineering Dept.
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Experience with the MVD Living around the beam pipe Components, connections, signals, systems Hubert van Hecke - Los Alamos.
Chapter 2 Communications Networks. Introduction Look at: –Telephony Networks (2.2) –OSI Reference Model(2.3) –The Internet (2.4) –Asynchronous Transfer.
Progress on the CMS Pixel front-end system ACES Workshop CERN 4. March 2009 R. Horisberger Paul Scherrer Institut.
1 Module and stave interconnect Rev. sept. 29/08.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
CM26 March 2010Slide 1 EMR Status o Intro o Construction o Magnetic shielding o Electronics o Prototype Cosmics test o Schedule Jean-Sebastien Graulich,
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Arndt & Shipsey - PurduePixel Upgrade Discussion 9-Oct FPIX Material Reduction & Module Development A few alternative layouts of modules on disks.
A.A. Grillo SCIPP-UCSC ATLAS 10-Nov Thoughts on Data Transmission US-ATLAS Upgrade R&D Meeting UCSC 10-Nov-2005 A. A. Grillo SCIPP – UCSC.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
F February 5, 2001 Pixel Detector Size and Shape David Christian Fermilab.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Design Discussion of Mechanical / Electrical Interfaces Bill Cooper (Fermilab) (Layer 1) VXD.
Disk Interfaces Last Update Copyright Kenneth M. Chipps Ph.D. 1.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Computer Networking Dinesh Kumar Ram PGT Comp.Sc. KV NAD Aluva.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
MFT WG5: ladder disk and global assembly Stéphane BOUVIER & Sébastian HERLANT MFT WG7: Mechanics and Thermal studies Jean-Michel BUHOUR & Emili SCHIBLER.
Stave Hybrid/Module Status. Modules Stave Module Building 2 Mechanical Chip Gluings Mechanical Wirebonding Electrical Chip Gluings Electrical Wirebondings.
Some thoughts on Tracking System for Stage 1 HPS Simon Kwan Fermilab 09/28/2012.
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
Understanding Readout Issues with the Pilot System October Fpix Upgrade Meeting Bora Akgün Will Johns Karl Ecklund Helmut Steininger Jordan Tucker.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
Pixel Pilot system Hardware Status Simon Kwan August 28, 2012 CMS Pixel Upgrade Workshop, Grindelwald1.
7 october 20111T. Schneider Test bench for digital sensor New Philips Digital Light Sensor Outer dimensions 32.6*32.6mm 2 8*8 pixel array Pixel pitch 4*4mm.
FGT Magnet C Assembly metric tons (59 US tons) -100mm thick steel plates -6.6m high x 3.1m wide x 1m deep (outer dimensions) -5m high x 2.25m wide.
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,
EC: 7 DISK concept Preliminary considerations
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
Readout System of the CMS Pixel Detector
ob-fpc: Flexible printed circuits for the alice tracker
Vertex Detector Mechanical R&D Design Questions and Issues
Some proposals on HV circuits realization for segmented straw detector
First of all we will remind some numbers:
Overview of T1 detector T1 is composed by 2 arms
Presentation transcript:

Forward Pixel Detector FPix Upgrade Readout Architecture CMSpix-doc-XXXX Sergey Los Fermilab US-CMS Pixel Group October 28, 2009 CMS Upgrade Workshop S. Los / FNAL, FPix CMS

Outline Design constraints FPix disk electronics structure Half disk readout structure Phase I port card outline Multiplexing module readout FPix readout cable concept/prototype Conclusion S. Los / FNAL, FPix CMSOctober 28, 2009 CMS Upgrade Workshop

FPix Upgrade Design Constraints New FPix disks pack a lot more ROCs for the sake of a simpler and more uniform design (and a better coverage) Current FPix = 4,320 ROCs (6,480 for 6 disks) Phase I FPix = 10,752 ROCs (x1.66) Cable Plant for Phase I PP0 stays the same – power cables –8 control cables – readout fibers / currently allocated 288 – control fibers / currently allocated 192 Material budget should be kept to the minimum and pushed to the higher, preferably beyond the tracking coverage region S. Los / FNAL, FPix CMSOctober 28, 2009 CMS Upgrade Workshop

FPix Disk Electronics Structure This information can be found in many more details in other talks, Ill just repeat what effects the electronic system Current disk design is based on trapezoidal blades with detector modules attached to both sides, providing complete surface coverage Each detector module is a 2x8 ROC/Sensor arrangement There were two major readout options for such a structure One TBM – single readout channel Two TBMs – two readout channels Longer electrical path from one side to another for a single TBM solution, and mechanical issues associated with assembly motivates us to find a way of independent module readout S. Los / FNAL, FPix CMS Two 2x8 Modules on both sides of a blade 2x8 Port Card TBM 320 MHz TBM 320 MHz October 28, 2009 CMS Upgrade Workshop

Half Disk Readout Structure Mechanically FPix detector consists of half-disks installed in service half-cylinders (always called simply service cylinder) There are 4 power cables we can use to power up readout electronics of one half- disk, which makes it natural to have 4, 8, 16, etc. readout boards – Ill continue calling them Port Cards In the current FPix we have 4 Port Cards per half disk, which was dictated by the 6- channel AOH boards For now we plan to keep the number of port cards (4) per half disk Half disk consists of two sections: –Inner – 11 blades, 22 detector modules –Outer – 17 blades, 34 detector modules On average thats surprisingly an integer number of 14 modules per port card! In the current FPix one DOH slow control channel (available on a port card) is able to address up to 32 TBM nodes, so those 14 should not cause any new problems Having maximum of 8 data fibers available per port card creates a need of multiplexing several TBM outputs in a single readout channel It sounds reasonable to multiplex 2 channels in a single data fiber. The AOH best suited for that configuration should have 2, 4, or 8 channels per board S. Los / FNAL, FPix CMSOctober 28, 2009 CMS Upgrade Workshop

Phase I Port Card Outline S. Los / FNAL, FPix CMSOctober 28, 2009 CMS Upgrade Workshop A new Gate Keeper chip provides an interface to the detector modules: –Distributes system clock –Distributes L1a/Ctr commands –Provides write/read communication to/from ROCs and TBMs –Sequences readout from two TBMs, multiplexed to the same data fiber I2C slow control stays the same, using a CCU board Power distribution is based on air core DC-DC converters (see AMIS2 design report)

Multiplexed Module Readout Multiplexing of several detector modules to a single optical data fiber can be solved by an addition of one extra command (trigger) to the TBM lexicon: – On receiving an L1a command from the Gate Keeper TBMs distribute it to the ROCs, but delay issuing a readout token – Gate Keeper sends a TO (token out) command to the first module, and waits until it sees the end of the data packet (or a special token in signal) – Then the Gate Keeper sends a TO command to the next module … There are several ways to achieve that: – Using minimum invasive approach, which keeps the communication to the TBM intact, with addition of an extra line (token out / done) – A more radical one, inspired by Beat Meiers presentations, where all the signals going to the TBM (clock, ctr, slow control data, new token out signal) are packed in a single high speed serial line The same Gate Keeper chip can be used for BPix, sending all commands to both connected TBMs S. Los / FNAL, FPix CMSOctober 28, 2009 CMS Upgrade Workshop Minimum InvasiveRadical Cable composition (conductors) 2 power, 1 BV, 15 signal 2 power, 1 BV, 5 signal Connector sizeFPC 0.5 mm / 28 contacts FPC 0.5 mm / 15 contacts Effective thickness (rad. length) 0.2% / aluminum 0.8% / copper 0.1% / aluminum 0.4% / copper

FPix Readout Cable Concept/Prototype Readout cable will connect a port card to a detector module To simplify assembly readout cable will carry all needed signals, and power in a single package A test cable is being manufactured now with the following features: –600 mm long, 8 mm wide –Symmetric design, so it is reversible –One BV conductor (aiming at 600V) –Two differential pairs –Two single-ended conductors –Six power conductors –Two-sided aluminum foil construction –Gold plated end connectors for 0.5mm ZIF SMD connectors (Hirose FH19) This configuration will allow to study critical aspects of the BV and POWER distribution, and high speed digital signal propagation S. Los / FNAL, FPix CMSOctober 28, 2009 CMS Upgrade Workshop

FPix Readout Cable Prototype Details This prototype will be made with a aluminum foil, gold plated in the connector area, it has to be seen whether manufacturers can go to a thicker aluminum to allow for a narrower cable (currently at 8.5 mm wide) Minimum trace width is 0.008, all prospective manufacturers have advised against trying narrower traces at the first run polyimide is typically rated at 3000kV/mil, and should be sufficient to hold a 600V BV, while providing good abrasion resistance. Adhesive layer should take care of any pin holes in the polyimide film. Cable bending radius is expected to be close to 2mm FPix Extension cable, which is 450 mm long was measured to have 600 MHz individual trace bandwidth (see CMSpix-doc-2472), this provides me with hopes for the adequate performance of the new prototype S. Los / FNAL, FPix CMSOctober 28, 2009 CMS Upgrade Workshop

Conclusion There are several ways we can go depending on how much risk we can tolerate in redesigning the chips One of the benefits of redesigning the Gate_Keeper–to–TBM timing/control channel is a lighter readout cable in the low region I should mention micro twisted copper plated aluminum wire cable as a very strong alternative to the flat flex cable: –It has smaller material overhead (should check on the copper plating amount) –It is easier to bend to a 3-D path –Material in micro twisted is less uniformly distributed along –Termination of a micro twisted cable is a big deal (compared to widely available now gold plated FPC connectors) Next step for me would be to test the prototype cable, and start designing one to match the Gate Keeper architecture well decide upon S. Los / FNAL, FPix CMSOctober 28, 2009 CMS Upgrade Workshop