Digital Logic & Design Dr. Waseem Ikram Lecture 38.

Slides:

Advertisements

Similar presentations

VHDL 5 FINITE STATE MACHINES (FSM) Some pictures are obtained from FPGA Express VHDL Reference Manual, it is accessible from the machines in the lab at.

Advertisements

Lab 2: Finite State Machines CS 3410 Spring 2015.

Clocked Synchronous State-machine Analysis

Lecture #24 Page 1 EE 367 – Logic Design Lecture #24 Agenda 1.State Machines Review Announcements 1.n/a.

State-machine structure (Mealy)

Review for Exam 2 Using MUXs to implement logic

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.

1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.

CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.

EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.

A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.

Sequential logic and systems

Chapter 10 State Machine Design. 2 State Machine Definitions State Machine: A synchronous sequential circuit consisting of a sequential logic section.

ECE 3130 – Digital Electronics and Design Lab 6 State Machines Fall 2012 Allan Guan.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,

Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,

Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.

CEC 220 Digital Circuit Design Timing Analysis of State Machines

– 1 – CSCE 211H Fall 2015 Lec 11 Flip Flop Excitation Tables Topics Sequential Circuits SR Latch Clocked SR Master Slave Master Slave VHDL Readings: 5.4,

Introduction to Sequential Logic Design Finite State-Machine Analysis.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.

Digital Logic & Design Dr. Waseem Ikram Lecture No. 25.

Digital Logic & Design Dr. Waseem Ikram Lecture 37.

Lecture #17: Clocked Synchronous State-Machine Analysis

Summary Latch & Flip-Flop

Introduction to Sequential Logic Design

Digital Logic & Design Dr. Waseem Ikram Lecture 39.

ANALYSIS OF SEQUENTIAL CIRCUITS

Introduction to Advanced Digital Design (14 Marks)

Mealy Machine x X1 X2 S S1 S2 S3 x X1 X2 S S1 Y1 Y2 S2 Y3 S3 outputs

Lecture 8 Dr. Nermi Hamza.

Flip-FLops and Latches

Learning Outcome By the end of this chapter, students are expected to refresh their knowledge on sequential logic related to HDL.

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

Digital Logic & Design Dr. Waseem Ikram Lecture No. 30.

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

ECE 301 – Digital Electronics

Malik Najmus Siraj Digital Logic Design Malik Najmus Siraj

Flip-FLops and Latches

Assistant Prof. Fareena Saqib Florida Institute of Technology

CSE 140 MT 2 Review By Daniel Knapp.

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.

Flip-FLops and Latches

Sequential logic circuits

Elec 2607 Digital Switching Circuits

Flip-FLops and Latches

Digital Logic & Design Dr. Waseem Ikram Lecture No. 34.

Flip-FLops and Latches

ECE 3130 – Digital Electronics and Design

Lecture No. 24 Sequential Logic.

Recap D flip-flop based counter Flip-flop transition table

Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.

Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon

MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin

Digital Logic & Design Dr. Waseem Ikram Lecture No. 36.

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

Flip-FLops and Latches

Chapter 5 Sequential Circuits.

Presentation transcript:

Digital Logic & Design Dr. Waseem Ikram Lecture 38

Recap

Equation definition for the Traffic Light Controller Equations TRSTATE.CLK = clk; TMRST := (TRSTATE = = NSY2) # (TRSTATE = = EWY2);

The circuit diagram of the Traffic Light Controller

Pin declarations for the turning on/off traffic lamps FLASHCLK, MANUAL pin 1, 2; !Q0, !Q1, !Q2 pin 4, 5, 6; NSRED, NSYEL, NSGRN pin 19, 18, 17; EWRED, EWYEL, EWGRN pin 14, 13, 12;

Switching of traffic lamps at different states NSGRN NSYEL NSRED EWGRN EWYEL EWRED NSG on off NSY NSY2 NSR EWG EWY EWY2 EWR

Equation definition for the turning on/off traffic lamps Equations NSRED = !MANUAL & (TRSTATE !=NSG) & (TRSTATE != NSY) & (TRSTATE != NSY2); NSYEL = !MANUAL & ((TRSTATE = = NSY) # (TRSTATE = = NSY2)) # MANUAL & FLASHCLK; NSGRN = !MANUAL & (TRSTATE = = NSG); EWRED = !MANUAL & (TRSTATE !=EWG) & (TRSTATE != EWY) & (TRSTATE != EWY2); EWYEL = !MANUAL & ((TRSTATE = = EWY) # (TRSTATE = = EWY2)) EWGRN = !MANUAL & (TRSTATE = = EWG);

S-R flip-flop Transition table Flip-flop Inputs Output Transitions S R Qt Qt+1 x 1

Characteristic Equation for S-R Latch SR/Qt 1 00 01 11 x 10

Characteristic equations of Latches and Flip-flops Device Type Characteristic Equation S-R Latch D Latch Edge-triggered D flip-flop J-K flip-flop

Clocked Synchronous State Machine based on D flip-flops

Excitation Equations for D flip-flop inputs D0 and D1 Excitation Inputs D0 D1

Transition Equations for D flip-flops

Transition Table for D flip-flop based State Machine Present State Next State ENABLE=0 ENABLE=1 Q1 Q0 1

State table of a Mealy Machine Present State Next State ENABLE=0 ENABLE=1 Output MAX A B C D 1

State Diagram of a Mealy Machine

State table of a Moore Machine Present State Next State ENABLE=0 ENABLE=1 Output MAX A B C D 1

State Diagram of a Moore Machine

Clocked Synchronous State Machine based on J-K flip-flops

Traffic Light Controller

Excitation Equations for J-K flip-flop inputs J0 K0 and J1 K1 Excitation Inputs J0 K0 J1 K1

Transition Equations for J-K flip-flops

Transition Table for D flip-flop based State Machine Present State Next State XY=00 XY=01 XY=10 XY=11 Q1 Q0 1

State Table of a Mealy Machine Present State Next State Output Z XY 00 01 10 11 A C B 1 D

Traffic Light Controller PLD Programming

Analysis of Synchronous State Machines

Digital Logic Design Lecture 38