ECE Digital logic Lecture 10: Karnaugh MAps

Slides:



Advertisements
Similar presentations
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
Advertisements

ECE 331 – Digital System Design
CS 140 Lecture 2 Combinational Logic CK Cheng 4/04/02.
CK Cheng Tuesday 10/2/02 CS 140 Lecture 2. Part I. Combinational Logic I) Specification –a. Language –b. Truth Table –c. Boolean Algebra –d. Incompletely.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
1 COMBINATIONAL LOGIC One or more digital signal inputs One or more digital signal outputs Outputs are only functions of current input values (ideal) plus.
Combinational Design ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
1 Minterm and Maxterm Expressions Definition: a minterm of n variables is a product of the variables in which each appears exactly once in true or complemented.
Chap 2. Combinational Logic Circuits
Lecture 11 Combinational Design Procedure
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
CEC 220 Digital Circuit Design
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
 Seattle Pacific University EE Logic System DesignKMaps-1 Two-Level Simplification All Boolean expressions can be represented in two- level forms.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
ECE DIGITAL LOGIC LECTURE 6: BOOLEAN ALGEBRA Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2016, 02/01/2016.
ECE DIGITAL LOGIC LECTURE 4: BINARY CODES Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2016, 01/26/2016.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
CEC 220 Digital Circuit Design Minterms and Maxterms Monday, January 26 CEC 220 Digital Circuit Design Slide 1 of 11.
ECE DIGITAL LOGIC LECTURE 11: STANDARD CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 09/24/2015.
ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.
CSE 260 BRAC University.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
1 CS 352 Introduction to Logic Design Lecture 2 Ahmed Ezzat Boolean Algebra and Its Applications Ch-3 + Ch-4.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
CHAPTER 3 Simplification of Boolean Functions
Lecture 3: Incompletely Specified Functions and K Maps
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Organisation
CS 352 Introduction to Logic Design
Princess Sumaya University
Karnaugh Maps.
Optimized Implementation of Logic Function
ECE 331 – Digital System Design
Digital Logic and Design
Week 3 Logic will get you from A to B. Imagination will take you everywhere. Albert Einstein.
Boolean Algebra.
Lecture 3: Incompletely Specified Functions and K Maps
Optimized Implementation of Logic Function
ECE 331 – Digital System Design
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Combinatorial Logic Circuit
ECE 331 – Digital System Design
Lecture 6 Logistics Last lecture Today’s lecture
Lecture 7 Logistics Last lecture Today HW2 due now Lab2 going on
Chapter 3 Gate-level Minimization.
Lecture 6 Karnaugh maps (K-maps) K-maps with “don’t cares”
Optimized Implementation of Logic Function
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Karnaugh Maps (K maps).
Lecture 7 Logistics Last lecture Today HW2 due now Lab2 going on
Principles & Applications
Week 3 Logic will get you from A to B. Imagination will take you everywhere. Albert Einstein.
ECE 331 – Digital System Design
Computer Architecture
Presentation transcript:

ECE- 1551 Digital logic Lecture 10: Karnaugh MAps Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 09/22/2015

Recap Karnaugh Maps http://district.bluegrass.kctcs.edu/kevin.dunn/files/3_Basic_Logic_Gates/3_Basic_Logic_Gates_print.html

Agenda Don’t Care Conditons Karnaugh map of Product of Maxterms Exclusive OR Function Code Convertors

Karnaugh Maps bc 00 01 11 10 a 1 1 1 Pair 1 Quad bc 00 01 11 10 a 1 1 1 1 1 Pair 1 Quad bc 00 01 11 10 a 1 1 1 Quad

Karnaugh Maps cd 00 01 11 10 ab 00 1 2 Quads Not 4 pairs 01 11 10 cd 1 Octal 01 11 10

Karnaugh Maps cd 00 01 11 10 ab 00 1 2 Quads rather than 1 quad and 1 pair 01 11 10

Configurations with 3 variables 1 1 1 1 1 1

Configurations with 4 variables cd cd 00 01 11 10 00 01 11 10 ab ab 00 1 00 1 01 01 11 11 10 10 cd cd 00 01 11 10 00 01 11 10 ab ab 00 1 00 1 01 01 11 11 10 10

Don’t Care Conditions Logical sum of minterms associated with a boolean function specifies the condition under which the function is 1. The function is considered 0 for the rest of conditions. In practice function is not specified for some of the combinations, such functions are called incompletely specified functions. Those unspecified minterms of a functions are called don’t-care conditions. Example Binary digits representation in binary.

Boolean Function with Don’t-Care Minterms F(a,b,c,d) = m0+m3+m6+m9+m11+m13+m14 Don’t-care = m5+m7+m10+12 ab 00 01 11 10 cd 00 1 X 01 11 10 F = bc’d + b’cd +ac’d + a’b’c’

Boolean Function with Don’t-Care Minterms F(w,x,y,z) = m5+m7+9+m11+m13+m14 Don’t-care = m2+m6+m10+12+m15 wx yz 00 01 11 10 00 X 1 01 11 10 F = xz+wz+wy

Karnaugh Map with product of Maxterms F(a,b,c,d) = M0.M3.M6.M9 Don’t-care = M3.M13 ab cd 00 01 11 10 00 1 X 01 11 10 F = (a+b+d’) (a’+b’+c) (a’+c’+d’)

Exclusive OR Function Plot following expression on a K-map Z = (A.B) XOR(C+D) = (AB)(C+D)’ + (AB)’(C+D) = ABC’D’ + (A’+B’)(C+D) = ABC’D’ + A’C + A’D+B’C+B’D Express in sum of minterms Simplify with expression using K-maps. …. Discussed in class.

Design Code Converters Binary codes and how to develop code converters. An n-bit binary code is a group of n bits that assumes up to 2^n distinct combinations of 1’s and 0’s. With each combination representing one element o the set that is being coded Combinational Logic IN OUT

Binary Codes BCD, Binary representation of decimal numbers. Excess 3 Gray Code ASCII

Excess 3 - Specification Specification: Excess‐3 is an unweighted code in which each coded combination is obtained from the corresponding binary value plus 3. Application:its selfcomplementing property. Example 9’s complement of 3 is 6 and 6 9’s complement is 3. Excess 3 representation of 3 is 0110 and of 6 is 1001 9’s complement of 3 only requires flipping the bits from 1 to 0 and 0 to 1 (as we did in 1’s complement). Its not true in BCD where 3 is 0011 and 6 is 0110. We cannot directly calculate the 9’s complement.

Excess 3 Specification to truth table 1 X

Excess 3 – Minimization using K-maps b1b0 b1b0 b3b2 b3b2 00 01 11 10 00 01 11 10 cd 00 1 X 00 1 X 01 01 11 11 10 10 e2 e0 = b0’ e1 = (b1 xor b0)’ e3 b1b0 b3b2 b1b0 00 01 11 10 00 01 11 10 b3b2 00 1 X 00 1 X 01 01 11 11 10 10 e2 = b2’b1+b2b1’b0 e3 = b3+b2b0+b2b1

Excess 3 Design circuit. Code Converters Discussed in class