ePlace: Electrostatics based Placement

Slides:



Advertisements
Similar presentations
Capo: Robust and Scalable Open-Source Min-cut Floorplacer Jarrod A. Roy, David A. Papa,Saurabh N. Adya, Hayward H. Chan, James F. Lu, Aaron N. Ng, Igor.
Advertisements

Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Yi-Lin Chuang1, Sangmin Kim2, Youngsoo Shin2, and Yao-Wen Chang National Taiwan University, Taiwan KAIST, Korea 2010 DAC.
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
Natarajan Viswanathan Min Pan Chris Chu Iowa State University International Symposium on Physical Design April 6, 2005 FastPlace: An Analytical Placer.
X-Architecture Placement Based on Effective Wire Models Tung-Chieh Chen, Yi-Lin Chuang, and Yao-Wen Chang Graduate Institute of Electronics Engineering.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
SimPL: An Effective Placement Algorithm Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of Michigan 1ICCAD 2010, Myung-Chul Kim,
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
1 Physical Hierarchy Generation with Routing Congestion Control Chin-Chih Chang *, Jason Cong *, Zhigang (David) Pan +, and Xin Yuan * * UCLA Computer.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
Low Complexity Keypoint Recognition and Pose Estimation Vincent Lepetit.
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
Early Days of Circuit Placement Martin D. F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign.
Placer Suboptimality Evaluation Using Zero-Change Transformations Andrew B. Kahng Sherief Reda VLSI CAD lab UCSD ECE and CSE Departments.
Aspects of Conditional Simulation and estimation of hydraulic conductivity in coastal aquifers" Luit Jan Slooten.
Easy Optimization Problems, Relaxation, Local Processing for a single variable.
Jonathan Richard Shewchuk Reading Group Presention By David Cline
Constructive Benchmarking for Placement David A. Papa EECS Department University of Michigan Ann Arbor, MI Igor L. Markov EECS.
Fixed-outline Floorplanning Through Better Local Search
An Analytic Placer for Mixed-Size Placement and Timing-Driven Placement Andrew B. Kahng and Qinke Wang UCSD CSE Department {abk, Work.
Stability and Scalability in Global Routing S. K. Han 1, K. Jeong 1, A. B. Kahng 1,2 and J. Lu 2 1 ECE Department, UC San Diego 2 CSE Department, UC San.
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
1 A Tale of Two Nets: Studies in Wirelength Progression in Physical Design Andrew B. Kahng Sherief Reda CSE Department University of CA, San Diego.
Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.
An Algebraic Multigrid Solver for Analytical Placement With Layout Based Clustering Hongyu Chen, Chung-Kuan Cheng, Andrew B. Kahng, Bo Yao, Zhengyong Zhu.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation Andrew B. Kahng †, Sung-Mo Kang ‡, Wei Li ‡, Bao Liu † † UC.
Advanced Topics in Optimization
Placement-Centered Research Directions and New Problems Xiaojian Yang Amir Farrahi Synplicity Inc.
CRISP: Congestion Reduction by Iterated Spreading during Placement Jarrod A. Roy†‡, Natarajan Viswanathan‡, Gi-Joon Nam‡, Charles J. Alpert‡ and Igor L.
Are Floorplan Representations Important in Digital Design? H. H. Chan, S. N. Adya, I. L. Markov The University of Michigan.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
10/11/ VLSI Physical Design Automation Prof. David Pan Office: ACES Placement (2)
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,
Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement Jarrod A. Roy, James F. Lu and Igor L. Markov University of Michigan Ann.
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
Gordian Placement Tool: Quadratic and Linear Problem Formulation Ryan Speelman Jason Gordon Steven Butt EE 201A
Analytic Placement. Layout Project:  Sending the RTL file: −Thursday, 27 Farvardin  Final deadline: −Tuesday, 22 Ordibehesht  New Project: −Soon 2.
Multilevel Generalized Force-directed Method for Circuit Placement Tony Chan 1, Jason Cong 2, Kenton Sze 1 1 UCLA Mathematics Department 2 UCLA Computer.
1/24/20071 ECO-system: Embracing the Change in Placement Jarrod A. Roy and Igor L. Markov University of Michigan at Ann Arbor.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
Quadratic VLSI Placement Manolis Pantelias. General Various types of VLSI placement  Simulated-Annealing  Quadratic or Force-Directed  Min-Cut  Nonlinear.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
Chris Chu Iowa State University Yiu-Chung Wong Rio Design Automation
Optimality, Scalability and Stability study of Partitioning and Placement Algorithms Jason Cong, Michail Romesis, Min Xie UCLA Computer Science Department.
Analytic Placement Algorithms Chung-Kuan Cheng CSE Department, UC San Diego, CA Contact: 1.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
Unified Quadratic Programming Approach for Mixed Mode Placement Bo Yao, Hongyu Chen, Chung-Kuan Cheng, Nan-Chi Chou*, Lung-Tien Liu*, Peter Suaris* CSE.
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.
Effective Linear Programming-Based Placement Techniques Sherief Reda UC San Diego Amit Chowdhary Intel Corporation.
Interconnect Characteristics of 2.5-D System Integration Scheme Yangdong (Steven) Deng & Wojciech P. Maly
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.
Xing Cai University of Oslo
HeAP: Heterogeneous Analytical Placement for FPGAs
Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts.
Revisiting and Bounding the Benefit From 3D Integration
APLACE: A General and Extensible Large-Scale Placer
2 University of California, Los Angeles
Analytic Placement Optimization Using Nonlinear Methodologies
mPL 5 Overview ISPD 2005 Placement Contest Entry
EDA Lab., Tsinghua University
Presentation transcript:

ePlace: Electrostatics based Placement CK Cheng UC San Diego 2/28/2013 9/22/2018 UC San Diego

Outline Introduction Flow of Placement Statement of Problem Wire Length and Density Approximation: Electrostatic Analogy Nonlinear Optimization Nesterov’s method preconditioning Macro legalization Annealing-directed block shifting Experiments and results Conclusion and future work 9/22/2018 UC San Diego

Introduction Synthesis Analysis ECO Placement Routing 9/22/2018 UC San Diego

Introduction Placement: NP complete problem. Analytic Placement: Placement having a first derivative at all points of placement domain. Heuristic Approach: Mathematic derivation with empirical tuning. 9/22/2018 UC San Diego

ePlace Flow 9/22/2018 UC San Diego

MFNPL Algorithm One-stage approach Nonlinear optimization Simultaneous placement of cell & macro Based on our existing placement prototype [Lu13] Nonlinear optimization Solver: Nesterov’s method (c.f. conjugate gradient) Steplength: dynamic prediction of Lipschitz constant Convergence: backtracking  closer to local optimum Mixed size: preconditioning on Hessian matrix resolve gap between macro and cell Macro legalization Annealing: direction of local macro shifting Process flow: nested loop of parameter adjustment 9/22/2018 UC San Diego

Cell Placement 9/22/2018 UC San Diego

𝝍𝒊: electric potential Statement of Problem Objective: min HPWL Constraint: no density violation Density penalty: potential energy Objective function: Obj. + Density penalty 𝑩: grid set 𝒒 𝒊 : charge, cell area 𝝍𝒊: electric potential 𝝀: penalty factor

Wire Length Approximation [Kahng05, chan06, Chen08] High-order density and wirelength function Exponential function to extract boundary pins High accuracy & complexity Line search to locate local optimum Repeated objective evaluation  low efficiency Multi-level netlist & grid coarsening Suboptimal clustering  quality degradation

Density Approximation: Electrostatic Analogy Electrostatic System Cell Density Charge Density Density Penalty Potential Energy Cell Instances Electric Particles Placement Instance Density Gradient Electric Field

Original Distr. w/o direct current (DC) globally even distribution Modified System Original Distr. w/o direct current (DC) globally even distribution Converged Distr. 9/22/2018 UC San Diego

cell placement charge density field distribution potential energy ADAPTEC1 128x128 charge density cell placement charge density electric field potential distr field distribution potential energy 9/22/2018 UC San Diego

Neumann boundary condition total charge density: zero Poisson’s Equation ρ(x,y): charge density Neumann boundary condition : the outer norm vector total charge density: zero even density distr. total potential: zero unique solution

2D cosine series generation Density Expression 2D cosine series generation 2D DCT expansion Potential Function Field Function

Boundary Condition Verification iteration 100 iteration 150 ADAPTEC1 128x128 The boundary force is zero!

Runtime Density Gradient iteration 3 ADAPTEC1 128x128 iteration 33 Global Information Aware

Complexity Analysis m: total movable nodes standard cells & filler cells Density computation  O(m) n: each dimension of 2-D grids Uniform decomposition 2D fast Fourier transform  O(n2logn) total complexity: O(mlogm) m=O(n2): # grid ≈ # cells O(m+n2logn) = O(mlogm)

Nesterov’s Method: Problems of CG & Line Search Runtime bottleneck CPU breakdown from ADAPTEC1 of 512x512 grid Line search: 50.38% of PL, 63.22% of GP Zero gradient point? May actually beyond the search interval … Previous solution: step size prediction Empirical method [Chen08]: results oriented Our systematic solution: Nesterov’s method Runtime Lipschitz constant prediction 9/22/2018 UC San Diego

Nesterov’s Method function and gradient vector def. Lipschitz constant f(x) є C1,1(E) def. Lipschitz constant convex function inequality step length limit? prediction 9/22/2018 UC San Diego

Nesterov’s Method gradient vector Iterative approach objective function: f = W + λD gradient vector Iterative approach step length search new solution & parameters 9/22/2018 UC San Diego

Dynamic Steplength Prediction Lipschitz const. prediction step length prediction known solution from k & k-1 iterations known gradient from k & k-1 iterations zero computation overhead However, аk may not be accurate enough… 9/22/2018 UC San Diego

Correction: Steplength Backtracking initial prediction temporary solution reference prediction final prediction & solution 9/22/2018 UC San Diego

Steplength Backtracking Correction on mis-prediction of steplength Get closer towards local optimum Improve convergence of nonlinear optimization Before: density starts oscillation at ~15% After: density down to ~2.2% Average of 16 MMS cases Set stopping threshold as 1.0% Limited overhead on efficiency Zero overhead if 1st backtrack is passed Average # backtracks: 1.037 Average of 16 MMS cases, < 4% CPU overhead on GP 9/22/2018 UC San Diego

Preconditioning 9/22/2018 UC San Diego

Preconditioning Local quadratic approximation Nonlinear problem: Hessian matrix Approximation by diagonal matrix Complexity: O(n2)  O(n) Feasible on modern IC design Hessian inversion Reduce condition number clustering eigenvalues & eigenvectors together Ideal case: one step to converge Single eigenvalue & eigenvector 9/22/2018 UC San Diego

Preconditioning A generalized solution to mixed-size design Limitation Equalize cell & macro in placement perspective Resolve physical difference Balance gradient magnitude Limitation Non-convex cost function  not positive definite Negative eigenvalue  motion mis-direction 9/22/2018 UC San Diego

Macro Legalization Difference with most prior works General framework Post global placement Sufficient logic and physical information Good starting point  small design space Direct annealing on macro shifting c.f. annealing on macro sequence / representation General framework Combined cost function Wirelength, cell density, macro overlap Incremental cost update Dynamic parameter adjustment Annealing temperature, motion diameter, penalty factor 9/22/2018 UC San Diego

Macro Legalization Flow outer: adjusting penalty factor (λ) in cost function inner: adjusting annealing parameters (temperature T, diameter R) 9/22/2018 UC San Diego

Layout Comparison: adaptec1 (gif) cell & macro co-placement macro legalization initial placement cell detail placement cell-only placement 9/22/2018 UC San Diego

state-of-the-art mixed-size placers Experiment Setup MMS benchmark suite [Yan09] GSRC bookshelf format, based on ISPD 2005 & 2006 benchmarks Free originally fixed macros, insert terminals to preserve ASIC structure Up to 2.5M cells & 3.7K movable macros, well represent modern design complexity No rotation or flipping of macros (For now) Four state-of-the-art placers Covering two cutting-edge categories: constructive (floorplan-guided) and one-stage (simultaneous macro & cell placement) categories constructive one-stage state-of-the-art mixed-size placers FLOP [Yan09] mPL6 [Chan06] Capo10.5 [Roy06] NTUplace3-unified [Hsu12] 9/22/2018 UC San Diego

Quality & CPU Comparison * from published results 9/22/2018 UC San Diego

Conclusion Nonlinear optimization Annealing-based macro legalization Nesterov’s method, Lipschitz prediction Steplength backtracking, Hessian preconditioning Annealing-based macro legalization Direct cell shifting Nested framework on parameter adjustment Experiments on MMS benchmark suite Improved quality and efficiency 9/22/2018 UC San Diego

Future Work Extensibility towards parallel platform GPU architecture and distributed system Parallel FFT for density gradient [Moreland03] Parallel wirelength gradient generation [Cong09] Extensibility towards other design objectives Routability-driven placement [Kim11] Timing-driven placement [Chan09] 3D-IC analytic placement [Cong09b] 9/22/2018 UC San Diego

References [Chan06] T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced Multilevel Mixed-Size Placement, in ISPD, pages 212–214, 2006. [Chan09] T. F. Chan, J. Cong, and E. Radke, A Rigorous Framework for Convergent Net Weighting Schemes in Timing-Driven Placement, in ICCAD, pages 288-294, 2009.  [Chen08] T.-C. Chen et al. NTUPlace3: An Analytical Placer for Large-Scale Mixed-Size Designs with Preplaced Blocks and Density Constraint, IEEE TCAD, 27(7):1228–1240, 2008. [Chen08b] T.-C. Chen, P.-H. Yuh, Y.-W. Chang, F.-J. Huang, and D. Liu, “MP-trees: A packing-based macro placement algorithm for modern mixed-size designs,” IEEE Trans. Comput.-Aided Des., vol. 27, no. 9, pp. 1621–1634, Sep. 2008. [Chen08c] H.-C. Chen, Y.-L. Chung, Y.-W. Chang, and Y.-C. Chang, “Constraint graph-based macro placement for modern mixed-size circuit designs,” in ICCAD, 2008, pp. 218–223 [Cong09] J. Cong and Y. Zou, Parallel Multi-level Analytical Global Placement on Graphics Processing Unit, in ICCAD, pages 681-688, 2009 [Cong09b] J. Cong and G. Luo. A Multilevel Analytical Placement for 3D ICs, in ASPDAC, pp. 361-366, 2009. [Hsu11] M.-K. Hsu, Y.-W. Chang and V. Balabanov. TSV-Aware Analytical Placement for 3D IC Designs, in DAC, pages 664-669, 2011. [Kahng05] A. B. Kahng, S. Reda, and Q. Wang. Architecture and Details of a High Quality, Large-Scale Analytical Placer. In ICCAD, pages 890–897, 2005 [Lu13] J.Lu et al., FFTPL: An Analytic Placement Algorithm Using Fast Fourier Transform for Density Equalization, in ASICON 2013, to appear. [Moreland03] K. Moreland and E. Angel. The FFT on a GPU. Graphics Hardware, 2003. 9/22/2018 UC San Diego

References [Naylor01] W. C. Naylor, R. Donelly, and L. Sha. Non-Linear Optimization System and Method for Wire Length and Delay Optimization for an Automatic Electric Circuit Placer. In US Patent 6301693, 2001. [Nesterov83] Y. E. Nesterov. A Method of Solving a Convex Programming Problem with Convergence Rate O(1/k2). In Soviet Math, 27(2), 1983. [Ooura] General-Purpose FFT Package. http://www.kurims.kyoto-u.ac.jp/~ooura/fft.html. [Pan05] M. Pan, N. Viswanathan, and C. Chu. An Efficient and Effective Detailed Placement Algorithm. In ICCAD, pages 48–55, 2005. [Roy06] J. A. Roy, S. N. Adya, D. A. Papa and I. L. Markov, ``Min-cut Floorplacement''  IEEE TCAD 25(7): pp. 1313-1326, 2006. [Shewchuk94] J. Shewchuk. An Introduction to the Conjugate Gradient Method without the Agonizing Pain. In Technical Report CMU-CS-TR-94-125, Carnegie Mellon University, 1994. [Yan09] J. Z. Yan, N. Viswanathan, and C. Chu, “Handling complexities in modern large-scale mixed-size placement,” in DAC, 2009, pp. 436–441. [Yao05] B. Yao, H. Chen, C.-K. Cheng, N.-C. Chou, L.-T. Liu, and P. Suaris, Unified quadratic programming approach for mixed mode placement, in ISPD, 2005, pp. 193–199. 9/22/2018 UC San Diego

Q & A Thank you 9/22/2018 UC San Diego