Dr. Jeffrey M. Harris Director of Research and System Architecture

Slides:



Advertisements
Similar presentations
Flexible I/O in a Rigid World
Advertisements

Bus Architecture.
Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,
© 2007 Cisco Systems, Inc. All rights reserved.ICND1 v1.0—1-1 Building a Simple Network Exploring the Functions of Networking.
NIDays 2007 Worldwide Virtual Instrumentation Conference
Sales Presentation November 2010
Robert Cooper Mercury Computer Systems Mark Littlefield Curtiss-Wright Controls Architectures for High-Performance Embedded Computing 9/17/09.
Cisco Academy – Chapter 5 Physical Layer. Physical Layer - 1 defines the electrical, mechanical, procedural, and functional specifications for activating,
3U ATCA Shelf October Proprietary and Confidential-
Asis AdvancedTCA Class. What is PICMG? PICMG - The PCI Industrial Computers Manufacturer's Group Is a consortium of over 450 industrial computer product.
UNI EN ISO 9001 CERT. N CAEN VME course for beginners Carlo Tintori Kolkata-Mumbai May 2009.
VXS Cover VME Switched Serial “VXS” is a trademark of VITA.
Computer Architecture Ports.  There are lots of external devices that you can connect to your computer. All external devices connect to the computer’s.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 41 – Input/Output Ports.
Universal Serial Bus Evann Seary Mike Kezele. Content Overview History of USB Overview Future of USB USB 3.0 WUSB.
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.
The AGP (Accelerated Graphics Port)
HomeGate Backplane Solutions Brian Von Herzen, Ph.D. Xilinx Consultant June 21, 2004 ISO/IEC JTC1 SC25/WG1 N June 2004 (Von Herzen,
ZTF Interconnecting Scheme Stephen Kaye
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Keith Williamson Manager Technical Marketing
Chapter 2 Network Design Essentials Instructor: Nhan Nguyen Phuong.
HyperTransport™ Technology I/O Link Presentation by Mike Jonas.
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
Basic LAN techniques IN common with all other computer based systems networks require both HARDWARE and SOFTWARE to function. Networks are often explained.
InfiniSwitch Company Confidential. 2 InfiniSwitch Agenda InfiniBand Overview Company Overview Product Strategy Q&A.
LAN Switching and Wireless – Chapter 1
VPX Cover Overview and Update “VPX, Open VPX, and VPX REDI ” are trademarks of VITA.
1 LAN design- Chapter 1 CCNA Exploration Semester 3 Modified by Profs. Ward and Cappellino.
EMBEDDED SYSTEMS ON PCI. INTRODUCTION EMBEDDED SYSTEMS PERIPHERAL COMPONENT INTERCONNECT The presentation involves the success of the widely adopted PCI.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Communication in ATCA-LLRF System Presenter:
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
VXS, A High Speed Cu Switch Fabric Interconnect for VME
PXI-Based Hybrid Test Systems Nick Hickford UK Sales Manager, Pickering Interfaces
IEEE 1394b Real-Time Systems Lab. 박 준 호. Real Time Systems Lab. Contents IEEE 1394 Overview IEEE 1394 Specifications P1394a, P1394b, P1394.1, OHCI IEEE.
AMC-based Upgrade of Compute Node Hao XU Trigger group of IHEP, Beijing PANDA DAQT and FEE Workshop, Rauischholzhausen Castle April 2010.
Johannes Lang: IPMI Controller Johannes Lang, Ming Liu, Zhen’An Liu, Qiang Wang, Hao Xu, Wolfgang Kuehn JLU Giessen & IHEP.
A Competitive Overview Jon Cramer and Steve Floth Regional Sales Managers.
Enclosures & ComponentsBackplanesSystem PlatformsSwitches, Knobs & LEDsCabinets Friedrich Fix 1 AdvancedTCA Systems Platforms according to PICMG.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
WELCOME.
Input / Output.
SIMS-201 Computer Networks.
Data Communications and Computer Networks: A Business User’s Approach
Modular Electronics an overview of modern standards
Chapter 4: Network Interface Cards
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
Flexible I/O in a Rigid World
Computer Maintenance Unit Subtitle: CPU’s Trade & Industrial Education
AIC/XTORE SAS OVERVIEW
Exploring the Functions of Networking
HyperTransport™ Technology I/O Link
Senior Design 4006C Group G7 Background Report
MicroTCA Common Platform For CMS Working Group
MicroTCA Common Platform For CMS Working Group
Motivation CPU performance doubles about every 18 months.
Chapter 4: Network Access
Indoor GPON ONT September 2010.
Introduction to Computers
Motherboard and its component What is Motherboard? Location Function.
Low Latency Analytics HPC Clusters
Chapter5.
Computer Networks.
ANSI/VITA 74 also known as
Chapter Overview Understanding Expansion Buses
I/O BUSES.
SIMS-201 Computer Networks.
Universal Serial Bus (USB)
Presentation transcript:

VXS: VMEbus Switched Serial A novel and emerging architecture for embedded computing Dr. Jeffrey M. Harris Director of Research and System Architecture Motorola Computer Group

VXS is VITA 41 VXS is a specification for multi-GBps serial switched interconnects on VMEbus that: Adds multi-GBps switched serial interconnect(s) to VMEbus coincident with the VMEbus parallel bus Specifies standard open technology for the multi-GBps serial switched links Accommodates different link technology standards, but not necessarily at the same time Pulls additional D.C. power onto each VME card Maintains backward compatibility with the VMEbus ecosystem VXS is a trademark of the VMEbus International Trade Association (VITA)

Proprietary and niche-market Interconnects Where Does VXS Fit? Now Future VXS Switched Serial 2eSST VMEbus Proprietary and niche-market Interconnects Capability VME64 VME64

Goal 1: Add switched-serial interconnect(s) coincident with the VME parallel bus Specification adds the switched serial interconnect without removing the traditional VME parallel bus Adds a new high speed P0 connector for switched serial Retains existing P1 and P2 connectors Specification accommodates a card referencing both the serial interconnect and the parallel bus, but mandates neither Could reference VME bus only Could reference VME bus and Switched Serial Interconnect Could reference Switched Serial Interconnect only In instances where the VME parallel bus is not referenced by a card, the P1 and P2 connectors are still required for power, etc.

Example of a VXS Payload Board

Example of a VXS Switch Card

Example of a VXS Backplane

Specification is structured into multiple documents Goals 2&3: Accommodate multiple standard multi-GBps switched-serial link technologies, but not necessarily at the same time Specification is structured into multiple documents VXS.0 base specification Mechanicals, power Payload slot & card definitions Switch slot & card definitions One or more “link technology” specifications VXS.1 InfiniBand™ 4X link technology specification VXS.2 Serial RapidIO™ 4X link technology specification VXS.3 Reserved for 10 Gigabit Ethernet links VXS.4 Reserved for PCI Express links Can add new link technology specifications built on the base specification

Structure of the VXS Specification VXS.0 Base Specification Mechanical, power, etc. VXS.2 4X Serial RapidIO Link Technology VXS.3 10 Gigabit Ethernet Link Technology VXS.4 PCI Express Link Technology VXS.10 Fabric Only Live Insertion VXS.1 4X InfiniBand Link Technology … Specification completed by VITA 41 Working Group Specifications being balloted now Reserved for future use

Goal 4: Pull Additional D.C. Power onto each VME card Accomplished by pulling additional current through the existing power pins on the existing P1 and P2 5-row connectors Done in this manner in order to maintain backward compatibility Based on extensive testing conducted by Harting Doubles the existing power limits on each payload card Bottom line – power is no longer a limiting factor in VXS, cooling becomes the limiting factor

Goal 5: Maintain backward compatibility with the VMEbus Ecosystem VXS maintains the traditional 6U high, 160mm deep, Eurocard form factor VXS requires a new backplane to accommodate new P0 connector Legacy VME cards can plug into a VXS compliant chassis and should work on the VME parallel bus Provided the legacy card does not have an old P0 connector VXS payload cards can plug into a legacy VME chassis and should work on the VME parallel bus Provided the legacy chassis does not have an old P0 connector or some other obstruction in that position Provided the chassis can supply the required power and cooling In this scenario payload card will not have access to the switched serial interconnect

Example of VXS Backplane Wiring S w I t c h s l o t P 2 P 0 1 An example 8 user-slot, 1 switch card backplane Logical connections to switch card Slot 8 P1 P0 P2 1 2 3 4 5 6 7 VMEbus Fabric Switch Slot 1 link Slot 2 link Slot 3 link Slot 4 link Slot 5 link Slot 6 link Slot 7 link Slot 8 link VXS Switch Card (no VME)

Specification is Topology Agnostic The specification does not mandate a specific topology Specification describes Payload board and slot Switch board and slot It is expected that most implementations will be either single or dual star However, using the specification the topologies that could be constructed include but are not limited to: Dual star Single star Daisy chain, port A on card N to port B on card N+1 2X2 mesh Combinations of the above

Typical Topology: Dual Star with Inter-Switch and Inter-Chassis Links Inter-Switch Links Swi tch Slot Card Slot

Why VXS? VXS provides an infrastructure for multi-GBps switched serial technologies to compete and grow on top of VME Expected to extend the life of VME for decades Part of the VME Renaissance Pro’s Very high bandwidth Low latency Increased scalability (as compared to a bus architecture) Less contention (as compared to a bus architecture) Experiment with switched serial under the safety of the parallel bus Migrate from parallel bus to serial switched at one’s own pace Provides a platform for high availability systems – hot swap

VXS Current Status VITA 41 (VXS) Working Group officially formed in the VSO (VME Standards Organization) in March, 2002 Over 15 companies of various disciplines are actively participating in the working group Testing shows that high speed connector chosen works at 10 Gbps signaling rates per pair Download the current VITA41 specifications at http://www.motorola.com/computer (click on VME Renaissance)

End of Presentation