ECET 105Competitive Success/snaptutorial.com

Slides:



Advertisements
Similar presentations
Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
التصميم المنطقي Second Course
Chapter 4 Gates and Circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
9/19/06 Hofstra University – Overview of Computer Science, CSC005 1 Chapter 4 Gates and Circuits.
Chapter 3 Combinational Logic Design
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
CS 105 Digital Logic Design
Digital Fundamentals Floyd Chapter 1 Tenth Edition
ReVieW Combinational & Sequential Logic Circuit EKT 221 / 4 DIGITAL ELECTRONICS II.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
Outline Analysis of Combinational Circuits Signed Number Arithmetic
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Digital Electronics. Introduction to Number Systems & Codes Digital & Analog systems, Numerical representation, Digital number systems, Binary to Decimal.
CPS120: Introduction to Computer Science
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
1.Overview of Course Objective 2.Details of course website, BLOG 3.Details of Syllabus 4.Recommended Books 5.Details of Lab Sessions 6.Introductory concepts.
The Digital Logic Level
1 Adders & Subtractors Adders –An adder is a combinational logic circuit that performs the addition of 2 binary numbers (A & B) to generate the sum (S)
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
Computer Architecture I: Digital Design Dr. Robert D. Kent Logic Design Decoders and Multiplexers.
Magnitude Comparator Dr. Ahmed Telba.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.
ECE DIGITAL LOGIC LECTURE 15: COMBINATIONAL CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 10/20/2015.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 0: Introduction Mohd ridzuan mohd nor
WORKING PRINCIPLE OF DIGITAL LOGIC
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
Materials on the Exam Introduction Data Representation in Computer Systems Boolean Algebra Digital Logic MARIE: An Introduction to a Simple Computer Until.
Gunjeet Kaur Dronacharya Group of Institutions. Binary Adder-Subtractor A combinational circuit that performs the addition of two bits is called a half.
Week 1: Introduction and Logic gates IT3002 – Computer Architecture
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
EKT124 Digital Electronics 1 Introduction to Digital Electronics
Dr.Ahmed Bayoumi Dr.Shady Elmashad
Chap 3. Combinational Logic Design
Combinational Logic Design&Analysis.
DIGITAL LOGIC CIRCUITS
Digital Fundamentals Floyd Chapter 1 Digital concepts Tenth Edition
Digital Logic Design 1st Exam Solution
Combinational Circuit Design
CSNB163 Digital Logic Design
XOR, XNOR, and Binary Adders
FUNCTION OF COMBINATIONAL LOGIC CIRCUIT
ECE 434 Advanced Digital System L03
ECET 105 Innovative Education--snaptutorial.com
ECET 230 Innovative Education--snaptutorial.com
Basics Combinational Circuits Sequential Circuits
Basics Combinational Circuits Sequential Circuits Ahmad Jawdat
Chapter 6 Functions of Combinational Logic
Chapter 4 Gates and Circuits.
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Boolean Algebra and Digital Logic
Combinational Circuits
Lecture Part A Combinational Logic Design & Flip Flop
XOR, XNOR, & Binary Adders
ELL100: INTRODUCTION TO ELECTRICAL ENGG.
Ch 4. Combinational logic
Logic Gates.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
XOR, XNOR, and Binary Adders
Digital System Design Combinational Logic
XOR, XNOR, and Binary Adders
Boolean Algebra By: Asst Lec. Besma Nazar Nadhem
Half & Full Subtractor Half Subtractor Full Subtractor.
Unit IV Adders Subtractors Flip Flops Counters Multiplexes and De multiplexes. Integrated circuits-Op. amp – Characteristics Inverting amplifier - Non-inverting.
Presentation transcript:

ECET 105Competitive Success/snaptutorial.com

ECET 105 Week 1 Homework For more classes visit 1. Does a typical computer have any analog outputs? If so, what are they? 2. List three advantages of digital signal representation as compared to their analog representation. 3. Convert 126 x to scientific and engineering notations. 4. Make the following conversions: a. Convert 0.34 seconds to milliseconds. b. Express x farads as picofarads.

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 1 iLab Introduction to Laboratory Test Equipment For more classes visit I. OBJECTIVES 1. To learn the function and basic operation of the instruments comprising a test bench 2. To gain a basic understanding of how to use the power supply, DMM, oscilloscope, and function generator 3. To take measurements using the power supply, DMM, oscilloscope, and function generator 4. To determine waveform characteristics of various signals II. PARTS LIST

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 2 Homework For more classes visit 1. What is the duty cycle for a square wave signal that is HIGH for 15 nsec and LOW for 30 nsec? 2. A pulse train is shown on the oscilloscope below. Determine the period of the pulse. 3. Determine the frequency for a pulse that occurs every 10 ms. 4. What is the base-10 value for the binary number ? 5. What are the respective weights of the 1s in Problem 4? 6. How many different values can be represented by 6 bits, 7 bits, 8 bits, and 10 bits?

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 2 iLab Soldering Techniques and the Electronic Die Kit For more classes visit I. OBJECTIVES 1. To learn the basics of soldering. 2. To produce mechanically and electrically sound solder joints. 3. To assemble the Electronic Die Kit. II. PARTS LIST Equipment: Digital Die Kit Tools:

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 3 Homework For more classes visit 1. Determine the output X for the 2-input AND gate with the input waveforms shown. 2. Determine the output X for the 2-input OR gate with the input waveforms shown. 3. Determine the output X for the 2-input Exclusive-OR gate with the input waveforms shown 4. Determine the output X for the 2-input NAND gate with the input waveforms shown.

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 3 iLab Introduction to Digital Logic Gates For more classes visit I. OBJECTIVES To understand basic logic functions (AND, OR, and NOT) and their complement used in Boolean algebra and digital logic design. To test simple logic small-scale integration (SSI) integrated circuit (IC) devices. II. PARTS LIST Equipment: IBM PC or Compatible with Windows 2000 or Higher Parts: 1 – 74LS00 Quad 2-Input NAND Gate IC

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 4 Homework For more classes visit 1. Draw a logic circuit that performs the following Boolean expression: 2. Determine the Boolean expression for the circuit shown below. 3. The Boolean expression for an AND gate is. Does the expression also describe an AND gate? Prove your answer. 4. Write the Boolean expression for the logic circuit shown below.

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 4 iLab Logic Circuit Design, Simplification, Simulation, and Verification For more classes visit Objectives: To design a digital logic circuit using a truth table and sum-of-product (SOP) formulation. To use the MultiSim program to simplify, simulate, and test the circuit operation. To build and test the logic circuit to verify that the system performs as expected. Results: Built a circuit board which would turn on the LED light and used

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 5 Homework For more classes visit 1. Determine the decimal value of each of the following unsigned binary numbers: 2. Determine the decimal value of each of the following signed binary numbers displayed in the 2’s complement form: 3. Determine the outputs (Cout, Sout) of a full-adder for each of the following inputs: 4. The circuit below is an attempt to build a half-adder. Will the Cout and Sout function properly? Demonstrate your rationale.

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 5 iLab Designing Adders and Subtractors For more classes visit Objectives: The objectives are to reinforce the concepts of binary addition/subtraction while using the Quartus II Programmable Logic Tool as well as getting used to the program. We were also supposed to build and test a simple adder/subtractor using the eSOC III Board. Observations/Measurements: Describe any problems you had with this week’s assignment.

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 6 Homework For more classes visit 1. When a HIGH is on the output of the decoding circuit below, what is the binary code appearing on the inputs? 2. Write the Boolean equations for each of the following codes if an active-LOW decoder output is required. The first decode is shown as an example. 3. What are the active outputs of a BCD-to-7 segment decoder with an input of 0100? 4. A 7-segment decoder/driver drives the display below.

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 6 iLab Decoders and Multiplexers For more classes visit Objectives: To learn about the operation of a BCD-to-seven-segment decoder To learn about the operation of a seven-segment display To learn about the operation of multiplexers To build and test a multiplexed display circuit using both discrete components and the eSOC III board

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 7 Homework For more classes visit 1. Sketch the Q output for the waveforms shown. Assume that Q starts LOW. 2. Sketch the Q output for the circuit shown below. Assume that Q starts LOW. 3. Sketch the Q output for the circuit shown below. Assume that Q starts LOW. 4. Sketch the Q output for the circuit shown below. Assume that Q starts LOW. 5. Sketch the Q output for the circuit shown below. Assume that Q starts LOW.

ECET 105Competitive Success/snaptutorial.com ECET 105 Week 7 iLab Add-Subtractor using Flip-Flops For more classes visit I. OBJECTIVES To test the operation of a 74LS74 D flip-flop and compare the operation with the predicted behavior To test the operation of a 74LS112 J-K flip-flop and compare the operation with the predicted behavior To measure propagation delays of a 74LS112 J-K flip-flop To build and test an enhanced adder-subtractor

ECET 105Competitive Success/snaptutorial.com