NS9750 - Training Hardware.

Slides:



Advertisements
Similar presentations
Primary Author: Girish Verma Secondary Author(s): Navya Prabhakar Presenter: Navya Prabhakar Company/Organization: CircuitSutra USB Modeling Quick Start.
Advertisements

Input and Output CS 215 Lecture #20.
Protocol Layer Bottom-up view of the USB protocol Bottom-up view of the USB protocol –Byte/Bit Ordering –SYNC Field –Packet Field Formats PID Field PID.
Universal Serial Bus Grant Heileman. The History of USB In 1994 a collaborative effort to design a standard for peripheral devices was made between Compaq,
Processor System Architecture
USB: Data Flow Sukesh Shenoy. USB implementation areas.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
EET Advanced Digital Parallel Ports. n In contrast to serial ports, parallel ports ‘present’ all bits at one time. n ‘The parallel port reflects.
Chapter 7 Interupts DMA Channels Context Switching.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
USB – An Overview Group 3 Kaushik Nandha Bikram What is the Universal Serial bus (USB)? Is a cable bus that supports data exchange between a host computer.
Chapter 7 Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats.
Anush Rengarajan Feng Zheng Thomas Madaelil
USB 2.0 INTRODUCTION NTUT CSIE 學 生:許家豪 指導教授:柯開維教授.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
Serial Interfaces. Bit serial bus New generation of busses Uses bit-serial, differential drive technology Uses on-line device drivers (Hot-plug technology)
October 11, Firmware for USB 2.0 Ryan Augustin Netchip Technology, Inc
May 9, USB 2.0 High Bandwidth Peripheral Design Challenges Robert Shaw Cypress Semiconductor Robert Shaw Cypress Semiconductor
October 10, USB 2.0 Hub Testing Dan Froelich Intel.
Introduction to USB Development. USB Development Introduction Technical Overview USB in Embedded Systems Recent Developments Extensions to USB USB as.
Introduction to USB © 2010 Renesas Electronics America Inc. All rights reserved.
USB host for web camera connection
USB Link Layer Protocol
ECE 371 – UNIT 20 Universal Serial Bus (USB). References 1. Universal Serial Bus Specification, Revision 2.0. This specification is available on the World.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Microprocessor-based Systems
NS Training Hardware.
MICROPROCESSOR INPUT/OUTPUT
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
Renesas Electronics America Inc. RX USB Peripheral The Renesas RX USB peripheral a.k.a. USBC_597IP_PP Ver
BR 6/001 Universal Serial Bus Universal Serial Bus is a new synchronous serial protocol for low to medium speed data transmission Full speed signaling.
Ethernet Driver Changes for NET+OS V5.1. Design Changes Resides in bsp\devices\ethernet directory. Source code broken into more C files. Native driver.
KeyStone Training Multicore Navigator: Packet DMA (PKTDMA)
NS Training Hardware.
IBM - CVUT Student Research Projects USB Host with ATmega Microcontroller Jiří Dostál Martin Chloupek
Team 4 Project 1 Presentation Mapping Parallel Ports to LPT’s & USB Host Controller Interfaces Tom, Jen, Curtis, Ashley, Scott.
NS Training Hardware. Print Engine Controller NS9775.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
Unit - 2 DMA 8237A-5.
Updates and Common Questions Asked by Simulation Developers Peter Shier Architect Windows Devices and Storage Technologies
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
Silberschatz, Galvin and Gagne  Applied Operating System Concepts Chapter 2: Computer-System Structures Computer System Architecture and Operation.
Intel Open Source Technology Center Lu Baolu 2015/09
NS Training Hardware Traffic Flow Note: Traffic direction in the 1284 is classified as either forward or reverse. The forward direction is.
1394 H/W and OHCI Gi-Hoon Jung. 2002/01/162 Agenda Overview of the VITANA board OHCILynx PCI-based Host Controller Overview of the OHCI Spec.
Chapter 13: I/O Systems Modified by Dr. Neerja Mhaskar for CS 3SH3.
USB The topics covered, in order, are USB background
USB PHYISICAL LAYER PROTOCOL ENGINE LAYER APPLICATION LAYER
NS Training Hardware.
Operating Systems (CS 340 D)
William Stallings Computer Organization and Architecture 7th Edition
NS Training Hardware.
USB Universal Serial Bus
Dr. Michael Nasief Lecture 2
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Universal Serial Bus Specification 1.0
USB- Universal Serial Bus
Computer System Overview
8237 DMA CONTROLLER.
Chapter 13 DMA Programming.
8237 DMA CONTROLLER.
I/O Procedures.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Created by Vivi Sahfitri
The Programmable Peripheral Interface (8255A)
NS Training Hardware.
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

NS9750 - Training Hardware

USB 2.0

USB Overview

USB Device Full Speed (12Mbps) or Low Speed (1.5Mbps) One bi-directional control EP (end point) and 11 unidirectional programmable EP’s Supported by a DMA controller Select either Usb Host or Device

USB Device Hardware Configuration Negotiate/Configure DMA Setup/Completion Handle Transaction Errors

Negotiate/Configure Respond to Get Device Configuration Setup Command (see www.usb.org/developers/docs) Device HW Naks until an IN DMA on Channel zero is created After Set Device Configuration Setup Command interrupt occurs, read CFG, INTF, and ALT (0x9010_0004) and program endpoint registers (0x9010_3000 - 0x9010_3150)

DMA Setup/Completion Enable DMA In or Out depending on CIA selected by Usb Host Fifo/DMA 0 is OUT on Control port, DMA 1 is IN, remainder correspond to Endpoints 1..11 Enable DMA completion and error interrupts for each channel [GLBL_EN, GBL_DMA, FIFO, URST, ERR(0-2), NAK(0-2), UFLOW(0-2), OFLOW(0-2)] Ack interrupt complete by writing ECIP of interrupt status register

Handle Transaction Errors Read ECIP to determine if error occurred. If error on IN DMA (to host): Read in packet counter PKTCNT Increment DMA start pointer by that many packets (start += PKTCNT * MAXPKTSZ), and decrement length by that amount Write buffer REFETCH bit Take the channel/Fifo out of reset (write status.CLR to 0)

Transaction error If OUT DMA Error: NS9750 will close all outstanding DMA buffers on this channel (with error) User should read PKTCNT and setup a new DMA buffer starting at PKTCNT+MAXPKTSZ (since PKTCNT –1 ok transactions) ??Take channel Fifo out of reset ???

USB Host Follows OHCI 1.0a programming model See www.usb.org/developers/docs Compatible with Full and low speed devices Provides current relay pin for power management of connected device

USB Host Operation Initialize OHCI Wait for devices to attach Transfer Descriptor Setup/Complete

OHCI Initialization Wait for NS9750 UsbHost to come out of reset Allocate an HCCA structure Create blank TD and ED for Bulk, Isochronous, Interrupt and Control queues Enable OHCI interrupt in NS9750 Set FrameInterval and HcPeriodic Start Set up Root Hub (eg GoodToGo, PowerSwitching and OverCurrentProtection)

OHCI Setup Host Controller Registers start at 0x0900_1000 User must set up HCCA and maintain Endpoint descriptors and Transfer Descriptors Only one interrupt: OHCI_IRQ

Wait for device to attach Standard OHCI, wait for port CCS, then reset the attached device, then start GET DEVICE DESCRIPTOR transfer. Application sends above transfer and then sends a SET CONIFGURATION and SET INTERFACE transfer. From the selected CIA, add Endpoint descriptors to appropriate OCHI schedule table

Transfer Descriptor Setup/Complete Follows standard OCHI model Setup TDs as requested by app. Handle Done queue interrupts to retire TDs and free TD memory.

Hints & Kinks Can the USB Host and Device work at the same time? No Are Usb 2.0 Devices supported? USB 2.0 Low and Full speed devices are. In addition, USB 1.1 devices are supported. Does the USB Host supply power? Not from the NS9750.