Chapter 2 Interconnect Analysis

Slides:



Advertisements
Similar presentations
EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Advertisements

Signal Processing in the Discrete Time Domain Microprocessor Applications (MEE4033) Sogang University Department of Mechanical Engineering.
Applications of Laplace Transforms Instructor: Chia-Ming Tsai Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, R.O.C.
A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng 1.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 3 Model Order Reduction (1) Spring 2008 Prof. Chung-Kuan Cheng.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 3 Model Order Reduction (1) Spring 2008 Prof. Chung-Kuan Cheng.
The Laplace Transform in Circuit Analysis
Chapter 7 Reading on Moment Calculation. Time Moments of Impulse Response h(t) Definition of moments i-th moment Note that m 1 = Elmore delay when h(t)
Lecture 17: Continuous-Time Transfer Functions
UCSD CSE 245 Notes – SPRING 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 3 Model Order Reduction (1) Spring 2006 Prof.
UCSD CSE245 Notes -- Spring 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes Spring 2006 Prof. Chung-Kuan Cheng.
EE 201A (Starting 2005, called EE 201B) Modeling and Optimization for VLSI Layout Instructor: Lei He
Complex Frequency and the Laplace Transform
THE LAPLACE TRANSFORM LEARNING GOALS Definition The transform maps a function of time into a function of a complex variable Two important singularity functions.
Network Functions Definition, examples , and general property
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng.
APPLICATION OF THE LAPLACE TRANSFORM
Sistem Kontrol I Kuliah II : Transformasi Laplace Imron Rosyadi, ST 1.
Chapter 4 Interconnect Analysis. Organization 4.1 Linear System 4.2 Elmore Delay 4.3 Moment Matching and Model Order Reduction –AWE –PRIMA 4.4 Recent.
CHAPTER 4 Laplace Transform.
CHAPTER 4 Laplace Transform.
Fundamentals of Electric Circuits Chapter 16 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
10. Laplace TransforM Technique
THE LAPLACE TRANSFORM LEARNING GOALS Definition
Chapter 7 The Laplace Transform
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Spring 2010 Prof. Chung-Kuan Cheng.
Chapter 2 Interconnect Analysis Prof. Lei He Electrical Engineering Department University of California, Los Angeles URL: eda.ee.ucla.edu
Dr. Tamer Samy Gaafar Lec. 2 Transfer Functions & Block Diagrams.
1 Lecture #18 EGR 272 – Circuit Theory II Transfer Functions (Network Functions) A transfer function, H(s), can be used to describe a system or circuit.
1 Modeling and Optimization of VLSI Interconnect Lecture 2: Interconnect Delay Modeling Avinoam Kolodny Konstantin Moiseev.
הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה
Eeng360 1 Chapter 2 Linear Systems Topics:  Review of Linear Systems Linear Time-Invariant Systems Impulse Response Transfer Functions Distortionless.
הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה
CONTROL SYSTEM UNIT - 6 UNIT - 6 Datta Meghe Institute of engineering Technology and Research Sawangi (meghe),Wardha 1 DEPARTMENT OF ELECTRONICS & TELECOMMUNICATION.
ELECTRIC CIRCUITS EIGHTH EDITION
ELECTRIC CIRCUITS EIGHTH EDITION JAMES W. NILSSON & SUSAN A. RIEDEL.
COE 360 Principles of VLSI Design Delay. 2 Definitions.
H(s) 8.b Laplace Transform:
Laplace Transforms Chapter 3 Standard notation in dynamics and control
ELECTRIC CIRCUITS EIGHTH EDITION
DEPT.:-ELECTRONICS AND COMMUNICATION SUB: - CIRCUIT & NETWORK
Transfer Functions.
Network Analysis and Synthesis
Automatic Control Theory CSE 322
EKT 119 ELECTRIC CIRCUIT II
Topics Driving long wires..
Feedback Control Systems (FCS)
Description and Analysis of Systems
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis Delay Modeling
UNIT II Analysis of Continuous Time signal
Islamic University of Gaza Faculty of Engineering
Chapter4 Bandpass Signalling Bandpass Filtering and Linear Distortion
CSE245: Computer-Aided Circuit Simulation and Verification
CSE245: Computer-Aided Circuit Simulation and Verification
Chapter 2 Interconnect Analysis Delay Modeling
Mechatronics Engineering
Homework 2 [due Jan. 31] [1] Given the circuit as shown below and a unit step voltage source at the input node s, use SPICE to simulate the circuit and.
EE 201C Homework 2 Fang Gong
Wire Indctance Consequences of on-chip inductance include:
Homework 1: Electrical System
AC circuits – low-pass filter phasor representation
Mathematical Models of Control Systems
Transfer Function and Stability of LTI Systems
CHAPTER 4 Laplace Transform. EMT Signal Analysis.
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Time Response, Stability, and
THE LAPLACE TRANSFORM LEARNING GOALS Definition
Presentation transcript:

Chapter 2 Interconnect Analysis Prof. Lei He Electrical Engineering Department University of California, Los Angeles URL: eda.ee.ucla.edu Email: lhe@ee.ucla.edu

Organization Chapter 2a Linear System ECE902 VLSI Interconnect Organization Chapter 2a Linear System First Order Analysis (Elmore Delay) Second Order Analysis Chapter 2b Moment calculation and AWE Chapter 2c Projection based model order reduction Prepared by Lei He

Laplace Transformation ECE902 VLSI Interconnect Laplace Transformation Definition: time domain frequency domain Linear Circuit Time domain (t domain) Complex frequency domain (s domain) Differential equation Linear equation Laplace Transform L Inverse Transform Response waveform Response transform L-1 Prepared by Lei He

Poles and Zeros of H(s) Scale factor: K = bm/an ECE902 VLSI Interconnect Poles and Zeros of H(s) Scale factor: K = bm/an Poles: s = pk (k = 1, 2, ..., n) Zeros: s = zk (k = 1, 2, ..., m) Resonant frequencies Prepared by Lei He

Pole-Zero Diagrams pole location zero location s-plane s-plane s-plane ECE902 VLSI Interconnect Pole-Zero Diagrams pole location zero location s-plane s-plane s-plane Prepared by Lei He

Poles and Waveforms If poles in right-plane, ECE902 VLSI Interconnect Poles and Waveforms If poles in right-plane, waveform increases without bound as time approaches infinity Complex poles come in pairs that produce oscillatory waveforms If poles on j-axis, waveform neither decays nor grows If poles in left-plane, waveform decays to zero as time approaches infinity Real poles produce exponential waveforms Prepared by Lei He

Basic Circuit Analysis ECE902 VLSI Interconnect Basic Circuit Analysis Basic waveforms Step input Pulse input Impulse Input Use simple input waveforms to understand the impact of network design Prepared by Lei He

Inputs unit step function pulse function of width T ECE902 VLSI Interconnect Inputs 1/T 1 -T/2 T/2 unit step function pulse function of width T unit impulse function u(t)= 1 Prepared by Lei He

Time Moments of Impulse Response h(t) ECE902 VLSI Interconnect Time Moments of Impulse Response h(t) Definition of moments i-th moment Prepared by Lei He

Organization Linear System First Order Analysis (Elmore Delay) ECE902 VLSI Interconnect Organization Linear System First Order Analysis (Elmore Delay) Second Order Analysis Prepared by Lei He

Interconnect Model Lumped vs Distributed ECE902 VLSI Interconnect Interconnect Model Lumped vs Distributed Lumped Distributed R C r c How to analyze the delay for each model? Prepared by Lei He

Lumped RC Model R v(t) u(t) C Impulse response and step response of a lumped RC circuit

Analysis of Lumped RC Model ECE902 VLSI Interconnect R C S-domain ckt equation (current equation) Frequency domain response for step-input Frequency domain response for impulse match initial state: v0 v0(1-eRC/T) Time domain response for step-input: Time domain response for impulse: Prepared by Lei He

Analysis of Lumped RC Model (cont’d) Impulse response:

Delay for lumped RC model V(t) 1v Time Constant=RC What is the time constant for more complex circuits?

Distributed RC-Tree The network has a single input node ECE902 VLSI Interconnect Distributed RC-Tree R1 C1 s R2 C2 R4 C4 C3 R3 Ci Ri 1 2 3 4 i The network has a single input node All capacitors between node and ground The network does not contain any resistive loop Prepared by Lei He

ECE902 VLSI Interconnect RC-tree Property R1 C1 s R2 C2 R4 C4 C3 R3 Ci Ri 1 2 3 4 i Unique resistive path between the source node s and any other node i of the network  path resistance Rii Example: R44=R1+R3+R4 Prepared by Lei He

RC-tree Property Extended to shared path resistance Rik: ECE902 VLSI Interconnect RC-tree Property R1 C1 s R2 C2 R4 C4 C3 R3 Ci Ri 1 2 3 4 i Extended to shared path resistance Rik: Example: Ri4=R1+R3 Ri2=R1 Prepared by Lei He

The Elmore delay at node i is: ECE902 VLSI Interconnect Elmore Delay Assuming: Each node is initially discharged to ground A step input is applied at time t=0 at node s The Elmore delay at node i is: Theorem: The Elmore delay is equivalent to the first-order time constant of the network Proven acceptable approximation of the real delay Powerful mechanism for a quick estimate Prepared by Lei He

ECE902 VLSI Interconnect Proof of Theorem Prepared by Lei He

Interpretation of Elmore Delay ECE902 VLSI Interconnect Interpretation of Elmore Delay median of v’(t) (T50%) h(t) = impulse response H(t) = step response Definition h(t) = impulse response TD = mean of h(t) = Interpretation H(t) = output response (step process) h(t) = rate of change of H(t) T50%= median of h(t) Elmore delay approximates the median of h(t) by the mean of h(t) Prepared by Lei He

Elmore Delay Approximation Elmore delay approximates 50% delay

RC-chain (or ladder) Special case ECE902 VLSI Interconnect RC-chain (or ladder) Special case Shared-path resistance path resistance R1 C1 R2 C2 RN CN Vin VN Prepared by Lei He

RC-Chain Delay Delay of wire is quadratic function of its length ECE902 VLSI Interconnect RC-Chain Delay R C R C R C Vin VN R=r · L/N C=c·L/N Delay of wire is quadratic function of its length Delay of distributed rc-line is half of lumped RC Prepared by Lei He

Organization Linear System First Order Analysis (Elmore Delay) ECE902 VLSI Interconnect Organization Linear System First Order Analysis (Elmore Delay) Second Order Analysis Prepared by Lei He

Stable 2-Pole RC delay calculation (S2P) The Elmore delay is the metric of choice for performance-driven design applications due to its simple, explicit form and ease with which sensitivity information can be calculated However, for deep submicron technologies (DSM), the accuracy of the Elmore delay is insufficient

Moments of H(s) Moments of H(s) are coefficients of the Taylor’s Expansion of H(s) about s=0

Driving Point Admittance Let Y(s) be an driving point admittance function of a general RC circuit. Consider its representation in terms poles and residues where q is the exact order of the circuit Moments of Y(s) can be written as:

S2P Algorithm Compute m1, m2, m3 and m4 for Y(s) Find the two poles at the driving point admittance as follows: To match the voltage moments at the response nodes, choose and the S2P approximation is then expressed as: Note that m0* and m1* are the moments of H(s). m0* is the Elmore delay.

S2P Vs. Elmore Delay

Reading Assignment [1] Elmore delay model http://eda.ee.ucla.edu/EE201A-04Spring/elmore.pdf [2] Elmore delay formula for RC tree http://eda.ee.ucla.edu/EE201A-04Spring/Elmore_TCAD.pdf [3] S2P algorithm Upload them to wiki

hw2 [1] Use Elmore model and two-pole model to approximate 50% delay for RC tree [2] Moments for a linear network [3] Expansion of projection based PRIMA