Thermal Model Description

Slides:



Advertisements
Similar presentations
A vertical-flexure CCD module Bruce C. Bigelow University of Michigan Department of Physics 10/7/04.
Advertisements

Part F Practical Applications. 28. Fan-Cooled Enclosure of a PC System Physical System The physical system of interest is a fan-cooled enclosure containing.
Moving to FDR and EDR Speeds and Exascale Computing
A continuation of last year’s project to design a user interface module to assist in the calibration of internal combustion engines This year’s goal is.
1 FTK Rear Transition Card Mircea Bogdan The University of Chicago March 12, 2013 Board Review.
7.5 Inverse Function 3/13/2013. x2x+ 3 x What do you notice about the 2 tables (The original function and it’s inverse)? The.
TPS V to 14.5V Input, 6-A, Synchronous Buck Integrated Power Solution Power at your Fingertips.
Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)
P14452: SYSTEMS DESIGN REVIEW Take Two. OVERVIEW Updates Engineering Specifications Morph Chart Concepts Development Presentation Selections Action Items.
© International Rectifier DirectFET  MOSFETs Double Current Density In High Current DC-DC Converters With Double Sided Cooling.
General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii
CaRIBOu Hardware Design and Status
GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
LDO or Switcher? …That is the Question Choosing between an LDO or DC/DC Converter Frank De Stasi Texas Instruments.
Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.
HCAL – Integration Plans Mathias ReineckeHCAL – Main meeting Introduction 2.HCAL Base Unit (HBU) - Update 3.Testboards 4.Light Calibration System.
9.0 New Features New Coupled-Field Material Property allows Analysis of Peltier Cooling Workshop 6 Thermoelectric Cooler.
Hardware/Software Basics Test
EPICS Development for the ASKAP Design Enhancements Program ASTRONOMY AND SPACE SCIENCE Craig Haskins 18 th October 2015 EPICS User Meeting – Melbourne.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
Rev Server blade enclosure overview Power backplane Signal backplane Management module Reset Bottom.
ABE425 Engineering Measurement Systems Electronic Parts Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering University of Illinois.
Raw Status Update Chips & Fabrics James Psota M.I.T. Computer Architecture Workshop 9/19/03.
1 ABC130 Module Envelope Envelope set by 2 locations 1.Power end – biggest contribution coming from shield box 2.Data I/O end – set by wire bonding from.
Heat Transfer System By Team Awesome: Sub-team Awesomer.
Heat Transfer System By Team Awesome: Sub-team Awesomer.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
Closed Loop Temperature Control Circuit with LCD Display Mike Wooldridge ECE 4330 Embedded Systems.
HE NgCCM integration issues Ianos Schmidt, August 26, 2015.
HCAL Modules -First Ideas Mathias ReineckeHCAL – MPI meetingJan Motivation 2.Mechanical Constraints 3.HCAL Base Unit (HBU) 4.Light Calibration.
Genesis Technology USA, Inc. Heatsink Technologies November 2,
Huawei S5700 Interface Card Description Huawei S5700 Interface Card.
E. Hazen - CMS Electronics Week
The Properties of Matter Vocabulary Test
Rev:A ( check-->19 pages document)
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
CPU1 Block Specifications
Mechanics for front-end Electronics Of T2K-II TPCs – A Few Conceptual Ideas D. Calvet, Irfu, CEA Saclay, Gif sur Yvette Cedex, FRANCE.
Activities so far Meeting at Imperial, Paul and Matt
MicroTCA Common Platform For CMS Working Group
FEE Electronics progress
MTCA.4 Based Local Oscillator and Clock Generation Module for the European XFEL. Uroš Mavrič on Behalf of the MSK Group / DESY and ISE / Technical University.
HCAL Modules -First Ideas
OCP NIC 3.0 Discussion Updated New
6 September 2017 OCP NIC subgroup teleconference
OCP Mezz 3.0 Mechanical Recommendations
Thermal Simulation Discussion
OCP Mezzanine NIC 3.0 Discussion
OCP Mezzanine NIC 3.0 Discussion
OCP NIC 3.0 Discussion - Presentation to Server WG / IC
NIC v3.0 Mechanical Discussion
NIC v3.0 Mechanical Discussion
OCP Mezzanine NIC 3.0 Discussion
OCP NIC 3.0 Discussion - status update to community
OCP Mezzanine NIC 3.0 Discussion
Mechanical Discussion
Mechanical Discussion
GCSE AQA Graphics Planning.
OCP Mezzanine NIC 3.0 Discussion
Updated Thermal Model Description
Mechanical Discussion
ECAL Electronics Status
Minitab Instructions Covered
Thermal Model Feedback
Thermal Simulation Discussion
NIC 3.0 Thermal Discussion - Updated Thermal Deck
Team P15441 Mini Air Sub-System Design Review
OCP Accelerator Module
Manufacturing Processes
Presentation transcript:

Thermal Model Description Rev 01 4/27/2017 Yueming Li, Thermal Engineer, Facebook John Fernandes, Thermal Engineer, Facebook Jia Ning, Hardware Engineer, Facebook

Fixed Parameters for CFD QSFP @ 3.5W each Use Enumeration #7 as starting point DRAM 8*DRAMs @ 0.4W each I/O module 2*QSFP optical module @ 3.5W each ASIC size With DRAM: 33*33mm Without DRAM: 25*25mm Airflow approach to card Cold aisle: 35°C (towards I/O module) Hot aisle: 55°C (towards DRAM/ASIC) PCB top clearance Follow Mezz 2.0 spec (2.9mm) ASIC @ 20 ~ 30W Connector A DRAM @ 0.4W each Connector B

Variables for CFD ASIC Power Mechanical Range from 15W to 35W 7b: Increase Width 7a: Smallest Form Factor ASIC Power Range from 15W to 35W Mechanical Baseboard size 4 Sizes in total: 7a, 7b, 7c, 7d As start, choose two form factors: 7a and 7d Connector height Choose 8mm for 7a Choose 12mm for 7d Cutout size I/O ports only for 7a I/O ports + heat sink for 7d Airflow direction Cold aisle, hot aisle LFM 150 ~ 300 LFM for cold aisle 150 ~ 500 LFM for hot aisle Original Mezz 2.0 7d: Increase Both Width and Depth 7c: Increase Depth

Cut-out Sizes I/O ports only I/O ports + heat sink The cutout for I/O will fit into all optical modules listed in Mezz 2.0 spec, including QSFP, RJ45 and SFP Cutout width and depth are 65.79mm * 54.8mm I/O ports + heat sink Besides I/O cutout, additional heat sink cutout enables higher fins for ASIC Cutout width and depth are 65.79mm* 110.05mm 110.05mm is the total depth of 7a mezzanine PCB IO ports only cutout for 7a IO ports + heat sink cutout for 7d

Cases for CFD - Input Please note   Input parameters I/O ASIC 1 Power (W) ASIC 1 Location Connector Height (mm) PCB Board Size DRAM Location Cut-out Heat Sink + BGA Max Height Airflow Direction or I/O Location A1 2x QSFP-Bottom 15 Bottom 8 7a N/A IO Ports Only 7 Cold-aisle A2 20 A3 25 A4 30 A5 Hot-aisle D1 35 12 7d IO Ports + Heat Sink 16 D2 D3 D4 D5 Please note The objective is to study both ends of the spectrum as a starting point Thermally least favorable configuration – 7a + “IO ports only” cut-out + 8mm connector Thermally most favorable configuration – 7d + “IO ports + heat sink” cut-out + 12mm connector Results might not give a solution, but should provide a clear direction for further thermal analysis

I/O Module Tcase_max (°C) Cases for CFD - Output Output parameters ASIC Tcase_max (°C) DRAM Tcase_max (°C) I/O Module Tcase_max (°C)   105°C 95°C 85°C 150 200 250 300 400 500 LFM Table 1. Specs for components Component Tcase_max (°C) DRAM 95 QSFP 85 ASIC 105

FloTherm Model 170426 Mezz 3.0 Case D1.pdml 170426 Mezz 3.0 Case A1.pdml Please note the following initial definitions in the models PCB layer definition for thermal conductivity 2-resistor models for ASIC and DRAM Simplified block with embedded source for QSFP modules Any feedback per the above would be greatly appreciated