Rajagopal, Harish Nawani, Varun

Slides:



Advertisements
Similar presentations
Local Search Algorithms Chapter 4. Outline Hill-climbing search Simulated annealing search Local beam search Genetic algorithms Ant Colony Optimization.
Advertisements

Channel Estimation for Mobile OFDM
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
1 Control System Using LabVIEW Performed by: Goldfeld Uri Schwartz David Project instructor: Alkalay Daniel Reuben Amir Technion – Israel Institute of.
LoopBuster Hardware Loop Detection in Fast Mesh Ethernet Networks Uriel Peled and Tal Kol Guided by Boaz Mizrahi Advised by Gideon Kaempfer Digital Systems.
Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder.
Use of FOS for Airborne Radar Target Detection of other Aircraft Example PDS Presentation for EEE 455 / 457 Preliminary Design Specification Presentation.
HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.
DSPs in Wireless Communication Systems Vishwas Sundaramurthy Electrical and Computer Engineering Department, Rice University, Houston,TX.
CDMA WIRELESS DATA TRANSMITTER By Vijay kumar kintali B.tech 7 th semester Regd no:
EE 445S Real-Time Digital Signal Processing Lab Fall 2013 Lab 4 Generation of PN sequences Debarati Kundu and Andrew Mark.
NTU Confidential Baseband Transceiver Design for the DVB-Terrestrial Standard Baseband Transceiver Design for the DVB-Terrestrial Standard Advisor : Tzi-Dar.
Simulation Of A Cooperative Protocol For Common Control Channel Implementation Prepared by: Aishah Thaher Shymaa Khalaf Supervisor: Dr.Ahmed Al-Masri.
Complementary Code Keying with PIC based microcontrollers for The Wireless Radio Communications.
ECE 283 Digital Communication Systems Course Description –Digital modulation techniques. Coding theory. Transmission over bandwidth constrained channels.
A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明 教授 學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
1 A ROM-less DDFS Using A Nonlinear DAC With An Error Compensation Current Array Chua-Chin Wang, Senior Member, IEEE, Chia-Hao Hsu, Student Member, IEEE,
STATEFLOW AND SIMULINK TO VERILOG COSIMULATION OF SOME EXAMPLES
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
ECE 442 COMMUNICATION SYSTEM DESIGN LECTURE 6. SYNCHRONIZATION Husheng Li Dept. of EECS The University of Tennessee.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
TDTL Architecture with Fast Error Correction Technique
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Jonathan Haws Blair Leonard Khemmer Porter Joshua Templin Software Defined Radio A Modular Approach.
Digital Modulation Schemes
Implementing algorithms for advanced communication systems -- My bag of tricks Sridhar Rajagopal Electrical and Computer Engineering This work is supported.
Presented by Rajatha Raghavendra
Nonbinary Orthogonal Modulation in Direct- Sequence Spread Spectrum Communication Systems Michael Y. Tan Home Institution: Clemson University Advisor:
Code Division Multiple Access (CDMA) Transmission Technology
Background 2 Outline 3 Scopus publications 4 Goal and a signal model 5Harmonic signal parameters estimation.
Low Power, High-Throughput AD Converters
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
V-Shaped Software Development Life Cycle Model. Introduction: Variation of water fall model. Same sequence structure as water fall model. Strong emphasis.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Characterization presentation High Speed Digital Systems.
Optimal Sequence Allocation and Multi-rate CDMA Systems Krishna Kiran Mukkavilli, Sridhar Rajagopal, Tarik Muharemovic, Vikram Kanodia.
Detection, Tracking and Recognition in Video Sequences Supervised By: Dr. Ofer Hadar Mr. Uri Perets Project By: Sonia KanOra Gendler Ben-Gurion University.
Sridhar Rajagopal Bryan A. Jones and Joseph R. Cavallaro
Islam Galal Electrical Engineering Department
CCSDS physical layer security option
Outline Introduction Type of Multiplexing FDMA TDMA CDMA Future Work
FPGA-Based Smart Meter Interface
Techniques to control noise and fading
Wireless Communication Project
Adnan Quadri & Dr. Naima Kaabouch Optimization Efficiency
Dr. Chaitali Chakrabarthi.
Design and Validation of a UWB Transmitter for FPGA Implementation
CALCULATION OF DECIMAL LOGORATHIM
Introduction of ECE665 Computer Algorithms
Equalization in a wideband TDMA system
Optimal Sequence Allocation and Multi-rate CDMA Systems
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Sridhar Rajagopal and Joseph R. Cavallaro Rice University
doc.: IEEE <doc#>
Powerline Communications: Channel Characterization and Modem Design
STUDY AND IMPLEMENTATION
Channel Estimation in OFDM Systems
Modeling of RF in W-CDMA with SystemView
Sridhar Rajagopal and Joseph R. Cavallaro Rice University
QPSK System Design and Simulation: Laboratory Manual
FPGA Interconnection Algorithm
Jose-Luis Blanco, Javier González, Juan-Antonio Fernández-Madrigal
Presented by Mohsen Shakiba
Channel Estimation in OFDM Systems
Mapping DSP algorithms to a general purpose out-of-order processor
Update on Multi Vendor Interop Project.
Implementation of a De-blocking Filter and Optimization in PLX
Spread Spectrum Communications
Finding the nth term, Un Example
DSPs for Future Wireless Base-Stations
Presentation transcript:

Rajagopal, Harish Nawani, Varun Design of optimized engine for Direct Sequence Spread Spectrum Transceiver Rajagopal, Harish Nawani, Varun

Outline Motivation System functional diagram Implementation Details Optimizations Results Future work

Motivation Direct Sequence Spread Spectrum is one of the most widely used algorithm in communication applications. The implementation of the DSS algorithm lends itself to optimization at different levels. Speeding up the algorithm gives us more opportunity to increase the efficiency in tracking part of the algorithm to reduce multi-path fading effect in CDMA systems It also gives us faster acquisition time for initial synchronization of the data.

Basic Direct Sequence Spread Spectrum Architecture Transmitter Receiver

PN Sequence Synchronization at the Receiver Acquisition Tracking

Digital Matched filter Un-Optimized Structure Optimized Structure

Loop Filter Un-optimized Structure Optimized Structure

Results Matlab Simulation Verilog Simulation

Results Un-optimized simulation Optimized simulation

Future Work Implementation of Dynamic Digital Matched filter to reduce hardware requirements Implementation of a faster squaring algorithm using folding ROM approach

Best of luck for the Exam Thank You Best of luck for the Exam