New Discriminator Board Test

Slides:



Advertisements
Similar presentations
IK Slide 0 First look at the WCM data from July 2012 September 6 th 2012 Ian Kirkman.
Advertisements

RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005.
Figure 5. Histogram of the decay constant. Black curves: raw histograms; Blue curve: Gaussian fit to the histogram from the 20GS/s waveform; Red curve:
Kuno-Group B4 Yuuki Matsumoto A report for Graduation research Development of Trigger Board for MPPC (for MuSIC experiment) A report for Graduation research.
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
ToF Readout Upgrade Jamal Rorie 1/31/06 Physics 476.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
ARA Testbed Efficiency (Rough Cut) November 29 th Ben Rotter.
June/5/20081 Electronics development for fast-timing PET detectors: The multi-threshold discriminator Time of Flight PET system Contents 1. Introduction.
Investigation for Readout Electronics of WAC in LHAASO Shubin Liu University of Science & Technology of China April 22nd, 2009.
WALTA DAQ. Input 4 BNC Connections for PM signal GPS Connection for Time Signal Serial port for programming.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Time over Threshold Electronics for Neutrino Telescopy George Bourlis + multiplicity.
Bill W. Haynes Slide 1 February 26, 2002 CKM Precision Timing CKM Workshop In San Luis Potosi, Mexico u Common Design for Multiple Timing Applications.
Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.
FEE design, What is available and what is next? Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
B.Satyanarayana. B.Satyanarayana INO Weekly meeting June 8, Rise time: 2 to 3ns Pulse height: mV.
Jochen Frühauf CBM-Collaboration Meeting
ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
1 New TOT design for the LAV F.E. electronics M. Raggi, P. Valente G. Corradi, D. Tagnani LNF electronic service TDAQ Working Group 29/05/2009.
Time over Threshold Electronics for Neutrino Telescopes
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
PMT Readout and Floor Triggering Charge estimation using the times over the thresholds Event Building and Triggering + multiplicity George Bourlis.
5/9/03Andrei Sukhanov. Phobos BWMeeting1 Andrei Sukhanov – measurements, analysis Ioury Sedykh – software, calculations Piotr Kulinich – measurements,
FEE card validation M. Raggi, T. Spadaro. The problem Validate FEE production – threshold determination at < 1mV accuracy – comparator time effects: Overdrive.
M.N Minard Trigger Validation Board Status Cyril Drancourt, Pierre-Yves David,Victor Coco, M.N Minard - Production status - TVB tests on Cryo side.
A Multi-Threshold Method for TOF-PET Signal Processing Heejong Kim 1, Chien-Min Kao 1, Qingguo Xie 1, Chin-Tu Chen 1, Octavia Biris 2, Jialin Lin 2, Fukun.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
The Results of 10 Additional PMT Tests 1.Timing of afterpulse 2.ADC readout 3. Conclusion TTU HEP Group Meeting, Apr. 14, 2004.
RIGEL: an Rpc-like sIgnals GEnerator for Laboratory testing N.Montes P.Amado, P.Fonte, J.A.Garzón, A.Gil University of Santiago de Compostela -Spain- labCAF.
Testing Setup Top dark box : Avalanche LED driver, 100ps pulse jitter, Fast response LED Triggering from generator Optical Fibre Bottom Box MCP, TORCH.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
Status of front-end electronics for the OPERA Target Tracker
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Setup for automated measurements (parametrization) of ASD2 chip
Beam detectors performance during the Au+Au runs in HADES
vXS fPGA-based Time to Digital Converter (vfTDC)
The procedure for noise rate measurement of BBC’s PMTs
TDR Measurement of MCP Anode
Alternative FEE electronics for FIT.
MCPPMT test bench at LAL D. Breton, L. Burmistov, J. Maalmi, V
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
DC trigger test Present layout Trigger electronics
Hellenic Open University
QUARTIC TDC Development at Univ. of Alberta
Hellenic Open University
Tutorial on the Ortec 935 Quad Constant Fraction Discriminator
Eye Diagrams 101 “The Basics” Jonathan Nerger Applications Engineer
RM 2 7 +RM 2 4 RM 7 3 +RM 1 6 RM 5 2 +RM 2 4 RM 1 3 +RM5 2.
FPGA Based Trigger System for the Klystron Department
A Multi-Threshold Method for TOF-PET Signal Processing
Eric oberla Herve grabas
Edge-Based Circuits DIGI-260 ©Paul R. Godin gmail.com.
T2K Run8 MUMON Summary.
RPC Front End Electronics
Beam Tests data vs Matlab simulations
Digitally subtracted pulse between
BUCKEYE has internal shift register which controls calibration
Status Report on MCP PET Simulation
10/07/ /07/2019.
Beam Tests data vs Matlab simulations
Characterization of Wired-OR prototype board
for BESIII MDC electronics Huayi Sheng
ASD-TDC joint test with MDT-CSM
Presentation transcript:

New Discriminator Board Test 1. Leading Edge Timing 2. Width of Pulse Eric Oberla & Heejong Kim

New & Slow vs. Old & Fast outputs outputs Input Input Input New board with slow comparator Old board with fast comparator

New disc. board Features Test Method Equipped with cheaper comparators. Physically 1 card contains 2 separate units of disc. board. Test Method Use a pulse generator square pulse: 600 mV height. ~10 ns width. ~2 ns rise time. 2. Split into two and fed to each input of 2 boards. 3. Read-out 8 outputs using HPTDC. 3. Time offset : ch1-ch2, ch1-ch3, ….., ch1-ch8. Expect small spread. 4. Width of leading and trailing edge. Expect ~ 10ns width for all 8 channels.

Time offset between channels From New board RMS : ~300ps From Old board RMS : ~25ps Cf. Distribution for other channels can be found in separate pdf files.

Width of output Input pulse width : ~10ns. From New board RMS : 2.44ns From old board RMS: ~107ps Input pulse width : ~10ns. Unstable output width can be seen easily using a oscilloscope. Need to investigate possible reason.