Tutorial 7 MODULE 6.

Slides:



Advertisements
Similar presentations
Memory Management Unit
Advertisements

Types of Code Segments Conforming Code Segment
Operating Systems.
1 iAPX86 Systems Electronic Computers LM. 2 X86 Registers ALAHAX BLBHBX CLCHCX DLDHDX SI DI BP SP EAX EBX ECX EDX ESI EDI EBP ESP CS SS.
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
16.317: Microprocessor System Design I
Intel MP.
CSC 221 Computer Organization and Assembly Language
IA-32 Processor Architecture
X86 segmentation, page tables, and interrupts 3/17/08 Frans Kaashoek MIT
Vacuum tubes Transistor 1948 –Smaller, Cheaper, Less heat dissipation, Made from Silicon (Sand) –Invented at Bell Labs –Shockley, Brittain, Bardeen ICs.
Venturing into protected-mode
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Fall 2012 Lecture 15: Protected mode intro.
Segmentation CS 537 – Introduction to Operating Systems.
UNIT 2 Memory Management Unit and Segment Description and Paging
Address Translation Mechanism of 80386
The Pentium Processor.
Microprocessor system architectures – IA32 segmentation Jakub Yaghob.
The Pentium Processor.
The Pentium Processor Chapter 3 S. Dandamudi To be used with S. Dandamudi, “Introduction to Assembly Language Programming,” Second Edition, Springer,
The Pentium Processor Chapter 3 S. Dandamudi.
Multitasking Mr. Mahendra B. Salunke Asst. Prof. Dept. of Computer Engg., STES SITS, Narhe, Pune-41 STES Sinhgad Institute of Tech. & Science Dept. of.
CSC 660: Advanced Operating SystemsSlide #1 CSC 660: Advanced OS Memory Addressing / Kernel Modules.
1 Linux Operating System 許 富 皓. 2 Memory Addressing.
Memory Addressing in Linux (Chap. 2, Understanding the Linux Kernel) J. H. Wang Oct. 20, 2008.
80386DX.
Memory Addressing in Linux (Chap. 2 in Understanding the Linux Kernel) J. H. Wang Oct. 15, 2009.
1 i386 Memory Management Professor Ching-Chi Hsu 1998 年 4 月.
Linux Memory Management
The Microprocessor and Its Architecture A Course in Microprocessor Electrical Engineering Department University of Indonesia.
EFLAG Register of The The only new flag bit is the AC alignment check, used to indicate that the microprocessor has accessed a word at an odd.
80386DX. Programming Model The basic programming model consists of the following aspects: – Registers – Instruction Set – Addressing Modes – Data Types.
Segment Descriptor Segments are areas of memory defined by a programmer and can be a code, data or stack segment. In segments need not be all the.
CDP ECE Spring 2000 ECE 291 Spring 2000 Lecture 8: Real & Protected Mode Paging and Virtual Memory Constantine D. Polychronopoulos Professor, ECE.
D P L s G D X U P Segment Descriptor A T Y P E
1 Microprocessors CSE Protected Mode Memory Addressing Remember using real mode addressing we were previously able to address 1M Byte of memory.
Page Replacement Implementation Issues Text: –Tanenbaum ch. 4.7.
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
Information Security - 2. Other Registers EFLAGS – 32 Bit Register CFPFAFZFSFTFIFDFOFIO PL IO PL NTRFVM Bits 1,3,5,15,22-31 are RESERVED. 18: AC, 19:VIF,
Information Security - 2. Descriptor Tables There are two descriptor tables – Global Descriptor Tables – Local Descriptor Tables The global descriptor.
Information Security - 2. Descriptor Tables Descriptors are stored in three tables: – Global descriptor table (GDT) Maintains a list of most segments.
Information Security - 2. CISC Vs RISC X86 is CISC while ARM is RISC CISC is Compiler’s heaven while RISC is Architecture’s heaven Orthogonal ISA in RISC.
Tutorial 7 Module 6.
Microprocessor Architecture
Stack Operations Dr. Hadi AL Saadi.
32- bit Microprocessor-Intel 80386
Lecture on Real Mode Memory Addressing
Descriptor Table & Register
16.317: Microprocessor System Design I
Electronic Computers M
Microprocessor Systems Design I
Microprocessor Systems Design I
Address Translation Mechanism of 80386
Microprocessor Systems Design I
Information Security - 2
x86 segmentation, page tables, and interrupts
Page Replacement Implementation Issues
Subject Name: Microprocesor Subject Code: 10CS45
Operating Modes UQ: State and explain the operating modes of X86 family of processors. Show the mode transition diagram highlighting important features.(10.
8086 Registers Module M14.2 Sections 9.2, 10.1.
Page Replacement Implementation Issues
Lecture 36 Syed Mansoor Sarwar
Tutorial No. 11 Module 10.
Information Security - 2
REGISTER ORGANIZATION OF 80386
CS-401 Computer Architecture & Assembly Language Programming
Assembly Language for Intel-Based Computers, 5th Edition
CS 444/544 Operating Systems II Virtual Memory Translation
CS444/544 Operating Systems II Virtual Memory
Presentation transcript:

Tutorial 7 MODULE 6

Q1 The starting address of a read only valid Non-system data segment in 80286 is C30000H Size is 24KB, Highest Privilege Level, Has been accessed before And addresses have to be incremented to read consecutive data (i.e. address expands upwards) What will be the 8-byte descriptor? (Write from MSB onwards) 10,01,00

Q2 If the 8byte descriptor of a segment in 80286 is 00 00 FF 32 00 00 00 FF What is the size of the segment? Is this a code or data segment? Is this segment Read only/execute only , Read or Write? Has this segment been accessed before? What is the starting address of the segment? What is the minimum RPL required to access this segment? 256 bytes Code Read Yes 32 00 00 11

Q3 Paging is enabled CR3 = 70 00 00 00H Linear address generated is AC 00 01 78H. What will be the address in the Paging Directory that will you look for in order to get the starting address of the paging table? 16KB = 4kx4

Question Processor - 80286 GDTR – 100000H

GDT Address Data 100008 00 82 01 FF 100010 20 100018 83 03 3F 100020 FC 0A 1F 100028 DF B0 100030 92 B1 0F 100038 F1 7B 100040 D2 7A 07 100048 9F A1 100050 C4 A3 7F 100058 100060 B3 50

LDT1 Address Data 010000 00 82 01 FF 010008 20 010010 83 03 3F 010018 FC 0A 1F 010020 DF B0 010028 92 B1 0F 010030 B2 7B 010038 D2 7A 07 010040 9F A1 010048 B3 A3 010050 010058 50

LDT2 Address Data 200000 00 82 01 FF 200008 20 200010 83 03 3F 200018 FC 0A 1F 200020 DF B0 200028 92 B1 0F 200030 B2 7B 200038 D2 7A 07 200040 A1 200048 B3 A3 200050 200058 50

Question 4 DS = 003AH INST – MOV AX,[0200H] Physical Address Type of Segment, Protection Level etc.

Question 5 DS = 0045H LDTR – 00108H MOV BX,[1234H] Physical Address Type of Segment, Protection Level etc.

Processor -80386 CR3 FF 00 00 00 Paging Enabled

GDT Address Data 00100008 00 D0 82 01 FF 00100010 20 00100018 04 Do 83 03 3F 00100020 FC 0A 1F 00100028 DF B0 00100030 92 B1 0F 00100038 B2 7B 00100040 D2 7A 07 00100048 9F A1 00100050 B3 A3 00100058 00100060 30 50

Question 6 DS = 0050H INST – MOV EAX,[00 00 70 34] Physical Address Type of Segment, Protection Level etc.

PD Address Data FF000000 01 00 FF000004 02 FF000008 03 FF00000C 04 05 FF000014 06 FF000018 08 FF00001C 0A FF000020 0B FF000024 0C FF000028 0E FF00002C 0F

PT Address Data 030008C0 10 00 030008C4 11 030008C8 12 030008CC 13 030008D0 14 030008D4 15 030008D8 16 030008DC 1A 030008E0 1B 030008E4 1C 030008E8 030008EC Address Data 03000000 21 00 03000004 22 03000008 23 0300000C 24 03000010 25 03000014 26 03000018 28 0300001C 2A 03000020 2B 03000024 2C 03000028 2D 0300002C 30 Q4 – physical address = A3 12 00 Q5- physical address = B1 12 34 Q6 – linear Address = 00 A3 00 34 Q3- physical address = 10 00 00 34