MAHESH BURSE, IUCAA, PUNE, INDIA

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
ESODAC Study for a new ESO Detector Array Controller.
Application of the SIDECAR ASIC as the Detector Controller for ACS and the JWST Near-IR Instruments Markus Loose STScI Calibration Workshop July 22, 2010.
Developing the Timepix Telescope Planning a Future Timepix Telescope Richard Plackett – VELO Testbeam Meeting CERN, 7th October 09.
NIR LOWFS for Keck and TMT Roger Smith & David Hale.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
A compact, low power digital CDS CCD readout system.
Dr. Sanatan Chattopadhyay Dr. Sudipta Bandopahyaya
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
USB controller chip USB connector Spartan-III FPGA as a main controller D Connector for 5 volt DC voltage in SMA connector for external clock / sync On.
Readout Electronics: SIDECAR ASIC Hardware
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
AMICA Antarctic Multiband Infrared CAmera Favio Bortoletto INAF – Osservatorio Astronomico di Padova on behalf of the AMICA collaboration Telescope and.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
BPM stripline acquisition in CLEX Sébastien Vilalte.
IPHC-LBL-BNL video conference 19 Jan 2007 HFT development MimoStar2 based telescope.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
IRFU The ANTARES Data Acquisition System S. Anvar, F. Druillole, H. Le Provost, F. Louis, B. Vallage (CEA) ACTAR Workshop, 2008 June 10.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
Software for Testing the New Injector BLM Electronics
Setup for automated measurements (parametrization) of ASD2 chip
AMC13 Project Status E. Hazen - Boston University
Stefano Levorato INFN Trieste
The SLAC Instrumentation and Control Platform
Test Boards Design for LTDB
“FPGA shore station demonstrator for KM3NeT”
ECAL front-end electronic status
Baby-Mind SiPM Front End Electronics
- PANDA EMC Readout System
Pixel panels and CMOS Read-out electronics
Microcontroller Applications
Readout electronics for aMini-matrix DEPFET detectors
Data Aquisition System
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Instrument Control Systems 2014
DCH FEE 28 chs DCH prototype FEE &
Large Area Endplate Prototype for the LC TPC
Baby-Mind SiPM Front End Electronics
A Readout Electronics System for GEM Detectors
Detectors of JWST Near IR Instruments
CoBo - Different Boundaries & Different Options of
S-D analog to digital conversion
Scientific Detector Workshop, Baltimore, September 2017
JIVE UniBoard Correlator (JUC) Firmware
Σ-D Analog to Digital Converter for CMOS Image Sensors Nonu Singh (RIT, MicroE Co-Op) Background After fabricating an imaging sensor it needs to be characterized.
VELO readout On detector electronics Off detector electronics to DAQ
SIDECAR ASIC Characterization Dan Pontillo
Electronics: Demod + 4Q FE
Background Developed by Teledyne Scientific & Imaging, LLC
UK ECAL Hardware Status
The QUIET ADC Implementation
SIDECAR ASIC characterization
DAQ and visualization software
Presentation transcript:

MAHESH BURSE, IUCAA, PUNE, INDIA IUCAA SIDECAR ASIC DRIVE ELECTRONICS CONTROLLERS (ISDEC) FOR HxRG TYPE DETECTORS 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

MAHESH BURSE, IUCAA, PUNE, INDIA ISDEC-2 Designed to operate at -40 Deg. Compatible with 15” JADE2 flex cable Fully compatible with the Teledyne HxRG code Linux based host software (Standalone as well as API mode) SMA for Ext clock Sync Xilinx Spartan-3 based board 2 GB Flash USB 2.0 interface 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

ISDEC New Readout modes Differential Multi accumulate Readouts Implemented on Keck (TRICK camera), using Leach controller Read noise for a 2.5µm cutoff Teledyne H2RG at 1-1000Hz frame rates Roger M. Smith[1], David Hale California Institute of Technology, 1200 East California Blvd, Pasadena CA 91125, USA SPIE_8453-35 ISDEC for TMT IRIS On Instrument Wave-front Sensing application ?? 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

ISDEC-2 – Guide and LO AO / tip tilt sensing application Special readout modes implemented in SIDECAR and FPGA Multiple region of interest readouts with programmable cadence per window Guide star acquisition using 32 output FF / Strip followed by small window with single output Two window mode to adjust window location in real time to follow telescope dither 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

Noise graphs for synthesized frame rates Noise graph of 4x4 window RESET frames taken at 4.1 KHz frame rates Large number of frames acquired and co-added offline SIDECAR used in eight channel averaging mode to minimise the ADC noise Pre Amp, ADC and MUX biases tuned. Single ended mode operation Noise drops to 5 e at 100 Hz 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

Cold end board for Bias Loop Back, Bias Filter Capacitors for filtering biases SIDECAR Cryogenic Kit Small Flex cable to interface with H2RG Cold end HIROSE to interface with ISDEC 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

MAHESH BURSE, IUCAA, PUNE, INDIA Software controlled Analog Switches to switch between normal and loop back mode Clean stable voltage source 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

Noise improvements with Filter Board Noise drops further to 3.5 e at 100 Hz after filtering MUX biases Evaluating noise performance of the IUCAA SIDECAR DRIVE ELECTRONICS CONTROLLER (ISDEC) based system for TMT On-Instrument Wave-front Sensing (OIWFS) application SPIE Vol. 9915 991520-1 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

MAHESH BURSE, IUCAA, PUNE, INDIA ISDEC2 – for LMIRCam Strip readouts in 1,4 and 32 output mode 26 Hz Frame rate for 2048 x 256 frame size Adjustable 50 KSPS to 500 KSPS pixel clock rates in slow (16 bit ADC) mode Option to switch between fast (few ms) to normal (one frame time) RESET Multi extension FITS file output with detail and accurate header information / API to transfer raw plus meta data Currently in use in this mode at LBT 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

MAHESH BURSE, IUCAA, PUNE, INDIA ISDEC-3 H2RG fast mode operation Dual ASIC Control for H2RG slow mode operation USB 3.0 (5 Gbps) as main interface Gigabit Ethernet interface for H2RG slow mode On board fast DDR3 memory Expansion through SFP to control FOUR ASICS Fully compatible with SIDECAR Cryo kit, JADE2 and SAM interface flex cables Fully backward compatible with ISDEC-2 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

MAHESH BURSE, IUCAA, PUNE, INDIA ISDEC-3 BOARD ARTIX FPGA Voltage regulators for all on board chips. ASIC voltage regulators and power sequencing HW USB 3.0 HW 1 GB ETH. Through SFP Modules DC 5V DIG. DC 5V ANA. SAM compatible 200 pin MOLEX connector for ASIC interface SMA FOR EXT. CLK I/F DDR3 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

ISDEC-3 with SAM cable and Cryo Kit 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

ISDEC-3 ROIC images in fast mode 32 o/p mode at 1 MSPS (fast mode) 32 o/p mode at 5 MSPS (fast mode) 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

ISDEC-3 Current status and future plans SIDECAR and ISDEC board and firmware ready for H2RG fast mode operations Checked for 36 Hz frame rate operation, higher frame rates may be possible with strip mode operations 320 MBPS sustained data rate with USB 3.0 ISDEC-3 characterisation to start in Nov. 2017 (expected to receive new H2RG ROIC by end of Oct. 2017) Dual SIDECAR operation 1 Gb Ethernet interface On board (chip) data processing H4RG in 64 output mode 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

MAHESH BURSE, IUCAA, PUNE, INDIA ISDEC instruments Robert Strobie Spectrograph Near Infrared RSS-NIR at South African Large Telescope (SALT) Infrared Camera Experiment (CIRCE) at Gran Telescopio Canarias (GTC) MIRADAS, a third generation Infrared spectrograph at GTC LMIRcam at Large Binocular Telescope (LBT) 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA

MAHESH BURSE, IUCAA, PUNE, INDIA THANK YOU 10-11-2018 MAHESH BURSE, IUCAA, PUNE, INDIA