New Crate Controller Development

Slides:



Advertisements
Similar presentations
Prometeo Workshop on Front-end electronics for gamma and complementary detector systems 17 th -18 th November 2011 – IFIC (Valencia) Diego Barrientos.
Advertisements

Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
Chapter 9 Hardware Addressing & Frame Type Identification EE 526 Presentation by Ryan Star.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
© 2007 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Version 4.0 Introduction to Routing and Packet Forwarding Routing Protocols and Concepts.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
GigE Knowledge. BODE, Company Profile Page: 2 Table of contents  GigE Benefits  Network Card and Jumbo Frames  Camera - IP address obtainment  Multi.
NIKHEF 27 Feb 2007RELAXd Serial Readout Status1 RELAXd Serial Readout - Status Motherboard MASTER RELAXd Chipboard – SLAVE ADCDACsFlashPower FPGA LatticeSC15.
Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
The Layered Protocol Wrappers 1 Florian Braun, Henry Fu The Layered Protocol Wrappers: A Solution to Streamline Networking Functions to Process ATM Cells,
Matthew Wall Rachel Ayoroa Xiang Li Ryan Schwarzkopf Tim Prince Alex Burds Adviser: Dr. Morris Chang Client: Troy Benjegerdes.
Chapter 6 – Connectivity Devices
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Status of the CSC Track-Finder Darin Acosta University of Florida.
Summary of CSC Track-Finder Trigger Control Software Darin Acosta University of Florida.
NS Training Hardware.
© 2007 Cisco Systems, Inc. All rights reserved.Cisco Public ITE PC v4.0 Chapter 1 1 Routing Protocols and Concepts Introduction to Routing and Packet Forwarding.
Networks and Protocols CE Week 7b. Routing an Overview.
DAQMB Production Status S. Durkin The Ohio State University Florida EMU Meeting 2004.
1 Dong Wang, Yaping Wang, Changzhou Xiang, Zhongbao Yin, Fan Zhang, Daicui Zhou (Huazhong Normal University, China) Status and planning on common readout.
Chapter 9 Hardware Addressing and Frame Type Identification 1.Delivering and sending packets 2.Hardware addressing: specifying a destination 3. Broadcasting.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Copyright Kenneth M. Chipps Ph.D. Ethernet Frame Format Last Update
US Status of GbE Peripheral Crate Controller Ben Bylsma EMU meeting Fermilab, October 21, 2005 Section 1: Hardware Section 2: Firmware Development.
1 Layer 2 Technologies Honolulu Community College Cisco Academy Training Center Semester 1 Version
Chapter 14 Local Area Networks
DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
+ Lecture#2: Ethernet Asma ALOsaimi. + Objectives In this chapter, you will learn to: Describe the operation of the Ethernet sublayers. Identify the major.
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
WINLAB Open Cognitive Radio Platform Architecture v1.0 WINLAB – Rutgers University Date : July 27th 2009 Authors : Prasanthi Maddala,
Data Communication Networks Lec 18. Wired LAN:Ethernet Datalink layer – Logical link control(LLC) – MAC Physical layer.
Demo system of Belle2link Sun Dehui, Zhao Jingzhou,Liu zhen’an Trigger Lab IHEP.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Introduction to Networks v6.0
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
ATLAS Pre-Production ROD Status SCT Version
The STAR Heavy Flavor Tracker PXL detector readout electronics
Instructor Materials Chapter 5: Ethernet
HyperTransport™ Technology I/O Link
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
CSC EMU Muon Port Card (MPC)
Design and Validation of a UWB Transmitter for FPGA Implementation
The Train Builder Data Acquisition System for the European-XFEL
University of California Los Angeles
CHAPTER 4 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Hardware Addressing and Frame Type Identification
FrontEnd LInk eXchange
Reference Router on NetFPGA 1G
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
FPro Bus Protocol and MMIO Slot Specification
Data Link Issues Relates to Lab 2.
COMPUTER NETWORKS CS610 Lecture-10 Hammad Khalid Khan.
Test Bench for Serdes Radiation Qualification
Layered Protocol Wrappers Design and Interface review
Status of GbE Peripheral Crate Controller
2 Ball-Grid Array FPGA’s
VCC Hardware Production Status
New DCM, FEMDCM DCM jobs DCM upgrade path
Ethernet 16EC351 Computer networks unit II Mr.M.Jagadesh,AP/ECE.
LAN Addresses and ARP IP address: drives the packet to destination network LAN (or MAC or Physical) address: drives the packet to the destination node’s.
FED Design and EMU-to-DAQ Test
Presentation transcript:

New Crate Controller Development A VMEbus Controller with Gigabit Ethernet A custom board designed and developed at OSU Based on XILINX Virtex-II Pro Custom firmware. Optical transceiver (for Gbit Ethernet) Communicates with stand-alone PC (in USC55) via Ethernet Status Prototype board produced. Gbit Ethenet and VME firmware being developed. Firmware has modular design. Each module simulated as it is written. Aiming to be ready for beam test in June. Ben Bylsma, USCMS-EMU Week, Apr 16-17, 2004

Firmware Components Clock Manager Master Control Ethernet Interface External FIFO Interface (for VME commands) Configuration Memory Interface (Flash Memory) VME Interface Command and Control Registers Error and Statistics Monitor Reset Handling Ben Bylsma, USCMS-EMU Week, Apr 16-17, 2004

Ethernet Interface Rocket IO – (16 bit interface) Receive Processing Clock Recovery SERDES 8B10B Encoding Generates and checks CRC Receive Processing Transmit Processing Ben Bylsma, USCMS-EMU Week, Apr 16-17, 2004

Receive Processing Components MAC Frame Processor Identifies SOP, Preamble, SOF Matches MAC Address (Multicast, Broadcast) Stores MAC Source Address Checks Length Frame FIFO Stores Payload Data from Packet Keeps good Frames, Drops bad Frames Saves Lengths and MAC’s for each incoming Packet Payload Decode Readout FIFO Interpret Protocol and Decode Commands Generates “OPCODE” for Master Controller Error Monitoring Validates incoming Frames Ben Bylsma, USCMS-EMU Week, Apr 16-17, 2004

Transmit Processing Components Packet Builder FIFO for collecting Data before sending Track Length and Type of Data Tags “New” packets and packet “Fragments” Separate Path for Priority Packets Transmit MAC Frame Maintains Idle State Checks Data Type and Length from Packet Builder Builds Protocol Header based on Type Sequences Packet from various Sources: (SOP, Preamble, SOF, MAC Destination, MAC Source, Length, Protocol, Data, Filler, CRC, EOP, Carrier Extend, Inter Packet Spacing) Error Monitoring Ben Bylsma, USCMS-EMU Week, Apr 16-17, 2004

Ben Bylsma, USCMS-EMU Week, Apr 16-17, 2004