VeLo Analog Line Status

Slides:



Advertisements
Similar presentations
Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
Advertisements

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Feb, 13, 2008.
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
Checking the Acd hardware veto setting The hardware veto is generated in the front-end electronics Discriminator with coarse and fine settings Both are.
Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
Electronics/DAQ for SVD2+SVD3 KEK, 17 Nov 2004 Manfred Pernicka, HEPHY Vienna We want to investigate penguins!
Chris Parkes for VELO software Group VELO Software Overview & Shutdown Planning Organisation Milestones 3 Critical Areas.
Mark Raymond /12/051 Trip-t & TFB Trip-t schematics signals and registers operation SiPM connection TFB block diagram functionality.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
Preliminary Results of the Beetle Readout for the MaPMTs  Part 1: as presented on  Achievements since last LHCb week  Common Mode correction.
The Readout Electronics for TPC with GEM readout chamber (and for almost any other readout chamber) Anders Oskarsson Lund Univ. Electronics: Bruxelles,
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
CALIBRATION OF TEVATRON IONIZATION PROFILE MONITOR (IPM) FRONT END (FE) MODULES Moronkeji Bandele Physics and Engineering Department Benedict College,
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
1 VELO integration INTEGRATION, december 05 OUTLOOK : - PARTS - 3D MODEL - LV & HV CABINETS INTEGRATION - LV CABLING - RPT CABLING.
Meeting from Mai 10th at ETHZ ArgonTube electronics Charge amplifier or linear amplifer ? Front end module Max Hess.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
LHCb Vertex Detector and Beetle Chip
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 1 A Faster Digitizer System for the Hadron Blind Detector in the PHENIX Experiment Cheng-Yi Chi Nevis Lab.
1 MGPA Linearity Mark Raymond (Dec.2004) Non-linearity measurements in the lab hardware description method results.
Juan Valls - LECC03 Amsterdam 1 Recent System Test Results from the CMS TOB Detector  Introduction  ROD System Test Setup  ROD Electrical and Optical.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
Powering tests with the PP2 regulator Laura Gonella Physikalisches Institut Uni Bonn.
Aras Papadelis. NIKHEF 1 Aras Papadelis B-physics meeting 15/ Results from the Nov2004 VELO test beam (and what followed…)
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Rainer Stamen, Norman Gee
PADME Front-End Electronics
Analysis of LumiCal data from the 2010 testbeam
14-BIT Custom ADC Board Rev. B
Calorimeter Mu2e Development electronics Front-end Review
Jean-Sebastien Graulich, Geneva
Readout electronics for aMini-matrix DEPFET detectors
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
APV Readout Controllers DAQ
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Power pulsing of AFTER in magnetic field
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
VELO readout On detector electronics Off detector electronics to DAQ
Status of n-XYTER read-out chain at GSI
NA61 - Single Computer DAQ !
BESIII EMC electronics
Optical links in the 25ns test beam
RPC Front End Electronics
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
RPC Electronics Overall system diagram Current status At detector
The LHCb Front-end Electronics System Status and Future Development
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Presentation transcript:

VeLo Analog Line Status LHCb week February 2004 A. Bay, J. Borel, L. Locatelli, R. Frei long line tests with beetle 1.3 the repeater board & cabling

Tests with Beetle 1.3 pre-compensation A B 3 pF 22k 60 m CAT6 Beetle 50 repeater oscilloscope > 1 GHz post-compensation C clock ADC RB3 motherboard 8 bit analog-board

Pre/post compensations B1.3 A B C ADC pre post

Beetle 1.3 Q injected 4 links mode 26 unbonded Header 6 bonded

A few FFTs pre-compensation only 60 m cable 100 MHz "Common Noise"

Some other FFTs A B C A, B on C off A,B off C on pre-compensation only ADC A, B on C off A,B off C on pre-compensation only post-compensation only

22k 50 3 pF Calibration 1 MIP is 200 micrometers Si <de/dx> (not the "most probable") i.e. 22kelectrons To convert to most-probable: multiply by ~0.7 Example: calibration with RB3

Studies with oscilloscope 1) records ~300 events (sequences with samples ~0.1 ns resolution) with and without charge injection 2) pedestal calculation 3) get an average pulse shape, choice of "sampling time" 4) analysis: sample at sample points (0.5 ns width) pedestal subtraction, common noise correction,... 25 ns channels 0 1 2 sample here ... and here ... and here

S/N & Residual vs phase scan residual = A(t+25ns)/A(t) 40 S/N 30 20 residual % 10 -10 -8 -4 0 4 8 ns scan ±8 ns

Oscilloscope .2 Calibration 0 1 MIP noise from unbonded channels CN rms=0.05 rms=0.03 CN correction No CN correction

Tests with RB3 A B C A=C= off B=470 pF A=on C=off B=120 pF B1.3 ADC S/N = 31.2 Residual < 1 % A=on C=off B=120 pF S/N = 32.7 Residual ~ 6 %

Tests with RB3 .2 "CN" from pipeline non-homogeneities ? without CN subtraction RMS=1.927 ADC RB3 firmware modified to register the pipeline column number... with RMS=1.055 ADC intrinsic system noise (resistor instead of Beetle)

FIR studies Ai undercompensated signal Bi Bi= 1.92Ai - 0.38Ai-1 - 0.06Ai-2

FIR studies .2 001100 001010

FIR studies .3 001101 001110

Test beam configuration #1 pre-compensation A B repeater 60 m CAT6 sensor Beetle 1.3 ADC AD9203 10 bits AD813x VME NA60 DAQ resid. < 5% S/N>20 RB3

Test beam configuration #2 pre-compensation A B repeater 60 m CAT6 sensor Beetle 1.3 ADC AD9203 10 bits AD813x VME NA60 DAQ push gain and/or reduce load resistor value from 50  ~10 ohm

Repeater Board & Cabling

Repeater Board V2 OR Logic card (who is responsible ?) LV card :Vreg HV connector : .?. Service connector: ntcA,ntcB,…? 8x driver board ver2 LV card :Vreg (can be bypassed ?) Logic card (who is responsible ?) LV connector 4x HD Dsub 44pins OR 16 RJ45 Front panel

Analogue link partitioning V2.1 HD Dsub 44pins 4 bundles 88 boards (5/crate max) 4 CAT6 / bundle 4 bundles/board 4x88=352 bundles V2.2 16 RJ45 4 bundles

Power supply for Repeater Board Approximate Voltage before regulators 1 repeater board Cable: 24 twisted pairs + shield Drivers 8 boards (x8channels) +7, -7 V (1A) 6 pairs in // plus 2 pairs sense-line +4.5 V (6A) 1 Hybrid 16 Beetles 12 pairs + 1 sense ~15 [W] dissip. in the cable Logic TTCrx,... 2 pairs + 1 sense +7 V (1A) 5/crate max 24 crates (not all full equipped)

Crate for Repeater Boards 130 [W] dissipation/crate No extra cooling system needed 20 RepBoards 6x4x4 crates 1 RepBoard 1 RepBoard VETO partitioning to be reviewed

Layout Low voltage configuration : Caen ? Wiener ? NF48P cable 70m LV cable bundle 4m NF48P cable 70m Connection pannel RPT board version 2 Dsub LV connector fem Connection pannel