Lesson Objectives Aims

Slides:



Advertisements
Similar presentations
Lab 08: SR Flip Flop Fundamentals:
Advertisements

Logic Gates A logic gate is an elementary building block of a digital circuit Most logic gates have two inputs and one output At any given moment, every.
Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.
Flip-Flops and Registers
RS Flip Flops Benchmark Companies Inc PO Box Aurora CO
Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB F A B F.
Module 5 – Sequential Logic Design with VHDL
Lab 09 :D Flip Flop, Shift Registers and Switch Bounce: Slide 2 Slide 3 The D Flip Flop. 4-Bit Shift Register. Slide 4 Shift Register De-bounce System:
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
Give qualifications of instructors: DAP
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.
Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.
Sequential logic and systems
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
Latch Flip flop.
Flip Flop
Flip-Flops and Registers
JK Flip-Flop. JK Flip-flop The most versatile of the flip-flops Has two data inputs (J and K) Do not have an undefined state like SR flip-flops – When.
SEQUENTIAL LOGIC By Tom Fitch. Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops.
Sequential logic circuits
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Lab 12 :JK Flip Flop Fundamentals: Slide 2 Slide 3 JK Flip-Flop. JK Flip-Flop and waveform diagrams.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
LATCHES AND FLIP-FLOPS
2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.
Dr. Clincy Professor of CS
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
Flip Flops.
Lab 08: SR Flip Flop Fundamentals:
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
Summary Latch & Flip-Flop
Computer Organization
Flip Flops.
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.
Latches, Flip-Flops and Registers
Flip Flop.
DIGITAL ELECTRONICS THEME 7: Register structures – with parallel input, with serial input. Shift registers – reversible, cycle. Register structures are.
Yee-Wing Hsieh Steve Jacobs
Registers and Counters
Chapter 6 -- Introduction to Sequential Devices
Jeremy R. Johnson Mon. Apr. 3, 2000
CS Fall 2005 – Lec. #5 – Sequential Logic - 1
Elec 2607 Digital Switching Circuits
触发器 Flip-Flops 刘鹏 浙江大学信息与电子工程学院 March 27, 2018
Lecture No. 24 Sequential Logic.
Dr. Clincy Professor of CS
JC Technology Logic Gates.
Registers and Counters
CSE 370 – Winter Sequential Logic - 1
Dr. Clincy Professor of CS
Flip Flops Unit-4.
14 Digital Systems.
Reference: Moris Mano 4th Edition Chapter 5
Sequential Circuits UNIT- IV
Chapter 5 Sequential Circuits.
Registers and Counters
Sequential Digital Circuits
Week 11 Flip flop & Latches.
2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.
Presentation transcript:

Lesson Objectives Aims Use logic diagrams and truth tables – D type Flip Flops

It’s a white hole… A flip flop is a circuit with 2 inputs… …a pair of logic gates… And the output of each gate feeds the input of the other

Latch or Delay They are used to: They can be called: Remember a bit of information Delay the progress of data (shift or rotate registers) They can be called: Latches Delay Data flip flop

The basic gist is you have a: How do they work? The basic gist is you have a: Data line Reset or Clock pulse The circuit can then be activated “high” or “low” Once a bit is “set” the data input makes no difference to the output of the circuit until the reset line is active again

Types Most basic, SR type:

Problems with SR state No control over the timing of the inputs Can cause ambiguity of output if BOTH data and reset change at the same time

Beardy side note Switches can bounce when pressed This causes a series of 1,0 inputs instead of a single input A flip flop can negate this effect to “smooth” the input

D Type Flip Flop

Have a look Lets have a look at these circuits in a simulator to better understand how they work

Summary Flip flop circuits can be called delay, data or latch circuits They are used to lock or remember a piece of data – 1 bit They consist of a pair of gates which feed their outputs as inputs to the other gate When controlled by a clock pulse there is no ambiguity Usually made with NAND gates (which can mimic all other logic gates…) When the clock is low, the data line has no effect.