Optimization With HSpice

Slides:



Advertisements
Similar presentations
Common-Gate (Base) Amplifier and Cascode Circuits
Advertisements

12- Agenda Introduction 1 Verilog-A Modules 2 DAY 1 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights Reserved Simulating Variability – Design.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
Circuits II EE221 Unit 6 Instructor: Kevin D. Donohue Active Filters, Connections of Filters, and Midterm Project.
INTRODUCTION Spice Excel. SPICE Simulation Program with Integrated Circuit Emphasis.
EMT 251 SPICE NETLIST. Introduction SPICE (Simulation with Integrated Circuits Emphasis) SPICE (Simulation with Integrated Circuits Emphasis) General.
Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro.
The Bipolar Junction Transistor
CMOS Technology Characterization for Analog and RF Design Author : Behzad Razavi Presenter : Kyungjin Yoo.
Chapter 13 Small-Signal Modeling and Linear Amplification
Chapter 7 DC Biasing Circuits
Chapter 5 BJT Circuits Dr.Debashis De Associate Professor West Bengal University of Technology.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering Circuit Design Verification.
Behavioral Buffer Modeling with HSPICE – Intel Buffer
Islamic Azad University - Qazvin Branch1 HSPICE ® Introduction Autumn 2006.
Chapter 6:BJT Amplifiers
THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.
ECE122 – Digital Electronics & Design
3-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Three The Bipolar Junction Transistor.
Lumped versus Distributed: A component must be considered as distributed when the physical dimensions of an element become significant with respect to.
Optimization With HSpice. Before you start optimizing What are you optimizing for? –Linearity (as in an amplifier) –Gain –Frequency response –Drive ability.
Inverter Chapter 5 The Inverter April 10, Inverter Objective of This Chapter  Use Inverter to know basic CMOS Circuits Operations  Watch for performance.
Solid-State Devices & Circuits 13. Emitter and Source Followers
Chapter 6 Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved. High-Speed CMOS Logic Design.
Automatic Gain Control Circuit for Quartz Crystals By – Abhijat Goyal Saliya Subasinghe.
Chapter 6 BJT Amplifiers
PRESENTATION ON TANNER TOOL CHAPTER - 6 DEVICE STATEMENT FOR T-SPICE CIRCUIT LANGUAGE.
Chapter 13 Small-Signal Modeling and Linear Amplification
BJT Circuits Chapter 5 Dr.Debashis De Associate Professor
CHAPTER 10 AC Power Bipolar Junction Transistors: Operation, Circuit Models, and Applications.
TYPES OF COUPLING IN AMPLIFIER
Chapter 8: FET Amplifiers
Chapter 14 Resistive AC Circuits.
EMT 251 SPICE NETLIST.
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
Chapter 3 Fabrication, Layout, and Simulation.
Common Base and Common Collector Amplifiers
Dept. of ECE, Univ. of Houston
ECE 1270: Introduction to Electric Circuits
Review for Final Exam MOSFET and BJT Basis of amplifiers
Basic MOS Amplifiers: DC and Low Frequency Behavior
Analogue Electronics Circuit II EKT 214/4
Bipolar Junction Transistor
COMMON-GATE AMPLIFIER
FET Amplifiers.
Small-Signal Modeling and Linear Amplification
741 Op-Amp Where we are going:.
Analog Electronic Circuits 1
FET Small Signal Analysis ENGI 242 ELEC 222. March 2003FET Small Signal Bias2 g m at Q.
INTRODUCTION Spice Excel.
Chapter 1 Introduction to Electronics
ECE 333 Linear Electronics
A Floating-Gate Technology for Digital CMOS Processes
Changing Device Parameters in PSpice
Difference Between Voltage Amplifier and Power Amplifier
Notes on Diodes 1. Diode saturation current:  
Power Electronics Introduction Bipolar Transistor Power Amplifiers
Chapter 11 Amplifiers: Specifications and External Characteristics
Chapter 8: FET Amplifiers
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Lecture 8: SPICE Simulation
Lecture #17 (cont’d from #16)
ECE 3336 Introduction to Circuits & Electronics
CHAPTER 8.
Lecture 8: SPICE Simulation
Chapter 5 Circuit Simulation.
Introduction to Small Signal Model
Circuits II EE221 Unit 6 Instructor: Kevin D. Donohue
CHAPTER 59 TRANSISTOR EQUIVALENT CIRCUITS AND MODELS
Presentation transcript:

Optimization With HSpice

Before you start optimizing What are you optimizing for? Linearity (as in an amplifier) Gain Frequency response Drive ability Transition point Speed

Before you start optimizing How are you going to test the design’s quality? Simulated loading Resistive Capacitive Both In circuit testing

Optimization syntax The HSpice manual is located in ~cg477/tools/hspice/98/98.4/docs The syntax is described in detail in chapter 12 This is a brief introduction I will show examples afterwards

Optimization statements .MODEL modelname OPT optimization parameters .PARAM parameter=OPTxxx(optimization range specification) .DC, .AC, or .TRANS statement with MODEL=modelname, OPT=OPTxxx, and RESULTS=measurename(s) .MEASURE statement with GOAL specified

Limitations You can optimize transistor sizes to shift transition points, gain, linearity, etc. Transistor optimization is difficult even for HSpice. My experience has been that it is mostly useful for aiding in sizing. HSpice is very useful for bias voltage determination. If you are close to the best choice for an optimization parameter, HSpice will have difficulty finding that best choice. It can get you close, however.

Example: buffer ************************ .MODEL model1 OPT ITROPT=30 .PARAM TransP=OPT1 (16, 4, 50, 1) .PARAM TransN=OPT1 (27, 4, 50, 1) .DC Va 0V 3.3V 0.0001 SWEEP OPTIMIZE=OPT1 RESULTS=transpt MODEL=model1 .DC Va 0 3.3 0.001 .MEASURE DC transpt WHEN v(q0)=v(a) CROSS=LAST goal=1.2 * other hspice commands m1000 vdd a q0 vdd pch w=TransP l=2 + ad=96 pd=44 as=80 ps=42 m1001 q1 q0 vdd vdd pch w=TransP l=2 + ad=80 pd=42 as=0 ps=0 m1002 gnd a q0 gnd nch w=TransN l=2 + ad=138 pd=150 as=115 ps=102 m1003 q1 q0 gnd gnd nch w=TransN l=2 + ad=115 pd=102 as=0 ps=0

Examples: gain 2 amplifier ******************************************** .MODEL model1 OPT ITROPT=30 .PARAM Pbv1=OPT1 (3.233, 0.00, 3.30) Pbv2=OPT1 (0.932, 0.00, 3.30) *.PARAM Tbv1=OPT1 (28, 3, 50, 1) Tbv2=OPT1 (29, 3, 50, 1) .PARAM Tbv1=25 .PARAM Tbv2=44 .PARAM Tain=58 .param trans_pt=trans_pt_low .DC Vain 0.5V 2.50V 0.001 SWEEP OPTIMIZE=OPT1 RESULTS=slope_mid,curve_area MODEL=model1 .param slope_cur="-sqrt(2)" .param trans_pt_low=1.150 .param trans_pt_high=1.250 .param interval_low="trans_pt-(trans_pt_high-trans_pt_low)/2" .param interval_high="trans_pt+(trans_pt_high-trans_pt_low)/2" .param interval_low_mid="(trans_pt+interval_low)/2" .param interval_high_mid="(trans_pt+interval_high)/2" .param interval_center="trans_pt-sign((trans_pt_high-trans_pt_low)/2,trans_pt-(trans_pt_high+trans_pt_low)/2)" .meas DC slope_mid deriv v(t1) at=trans_pt goal=slope_cur weight=200 .param ideal_curve(vin)= "slope_cur*(vin-trans_pt)+trans_pt" .meas DC curve_area integ par("v(t1)-ideal_curve(v(ain))") from=interval_low to=interval_high goal=0.0001 * additional spice statements are here (but not applicable to this example) m1000 t1 bv1 Vdd GND nch w=Tbv1 l=2 + ad=431 pd=420 as=250 ps=220 m1001 t1 bv2 GND GND nch w=Tbv2 l=2 + ad=0 pd=0 as=788 ps=732 m1002 GND ain t1 GND nch w=Tain l=2 + ad=0 pd=0 as=0 ps=0