Pentium Microprocessor

Slides:



Advertisements
Similar presentations
Chapter 2 (cont.) An Introduction to the 80x86 Microprocessor Family Objectives: The different addressing modes and instruction types available The usefulness.
Advertisements

EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Intel MP.
CSC 221 Computer Organization and Assembly Language
Princess Sumaya University
A Brief History of Microprocessors Module M13.1 Sections 1.1, 9.1.
IA-32 Processor Architecture
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
CS2422 Assembly Language & System Programming September 22, 2005.
ICS312 Set 3 Pentium Registers. Intel 8086 Family of Microprocessors All of the Intel chips from the 8086 to the latest pentium, have similar architectures.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 2: 80386DX Internal Architecture & Data Organization.
Pentium Addressing Modes
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Fall 2012 Lecture 15: Protected mode intro.
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
Chapter 11 Instruction Sets: Addressing Modes and Formats HW: 11.4, 5, 13, 16 (Due 11/15)
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
UNIT 2 Memory Management Unit and Segment Description and Paging
Interrupts  Interrupt is a process where an external device can get the attention of the microprocessor.  The process starts from the I/O device  The.
80386DX.
The Pentium Processor.
The Pentium Processor Chapter 3 S. Dandamudi To be used with S. Dandamudi, “Introduction to Assembly Language Programming,” Second Edition, Springer,
The Intel Microprocessors. Real Mode Memory Addressing Real mode, also called real address mode, is an operating mode of and later x86-compatible.
Microprocessor Microprocessor (cont..) It is a 16 bit μp has a 20 bit address bus can access upto 220 memory locations ( 1 MB). It can support.
A Brief History of Microprocessors Lecture L11.0 Sections 1.1, 9.1.
Architecture of Microprocessor
The Microprocessor and Its Architecture A Course in Microprocessor Electrical Engineering Department University of Indonesia.
AMD K-6 Processor Evaluation. Registers AMD-K6 Registers General purpose registers Segment registers Floating point registers MMX registers EFLAGS register.
1 Microprocessors CSE Protected Mode Memory Addressing Remember using real mode addressing we were previously able to address 1M Byte of memory.
Chapter 2 The Microprocessor Architecture Microprocessors prepared by Dr. Mohamed A. Shohla.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
Microprocessor and Assembly Language Addressing Models
The Microprocessor & Its Architecture A Course in Microprocessor Electrical Engineering Department Universitas 17 Agustus 1945 Jakarta.
Chapter 9 Memory Organization. 9.1 Hierarchical Memory Systems Figure 9.1.
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
Instruction Set Architectures Continued. Expanding Opcodes & Instructions.
ΜComputer Structure μProcessor Memory Bus System I/O Ports.
History a bit. The 1 st uP: Intel 4004 Introduced Nov., 1971 by Intel 2250 transistors 108 kHz, 60,000 ops/sec 16 pins DIP (Dual in-line package) 10-micron.
EEL 4709C Prof. Watson Herman Group 4 Ali Alshamma, Derek Montgomery, David Ortiz 11/11/2008.
Differences of 8086,80386,i7.
Lecture on Real Mode Memory Addressing
16.317: Microprocessor System Design I
Presentation on Real Mode Memory Addressing
Part of the Assembler Language Programmers Toolbox
History – 2 Intel 8086.
UNIT Architecture M.Brindha AP/EIE
Microprocessor Systems Design I
Microprocessor Systems Design I
Chapter 4 Data Movement Instructions
Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez
University of Gujrat Department of Computer Science
1st micro 1971 calculator 2300 transistors 4-bit microprocessor
Principles of Computers 16th Lecture
عمارة الحاسب.
Chapter 2: The Microprocessor and its Architecture
Intel Microprocessor.
Operating Modes UQ: State and explain the operating modes of X86 family of processors. Show the mode transition diagram highlighting important features.(10.
8086 Registers Module M14.2 Sections 9.2, 10.1.
CS 301 Fall 2002 Computer Organization
Microprocessor and Assembly Language Addressing Models
Main Memory Session - 16.
The Microprocessor & Its Architecture
Comparisons in advance processors
CSE 451: Operating Systems Winter 2004 Module 10.5 Segmentation
UNIT-III Pin Diagram Of 8086
Lecture 3 (Microprocessor)
AKT211 – CAO 05 – x86 Architecture: Intel 8088 (2)
Principles of Computers 14th Lecture
Presentation transcript:

Pentium Microprocessor Module M20.1

Intel Microprocessors 8086 -- 40-pin DIP (dual in-line package) 80286 -- 68-pin PGA (pin grid array) 80386DX -- 132-pin PGA 80486DX -- 168-pin PGA The Pentium -- 237-pin PGA The Pentium Pro -- 387-pin PGA

80486DX -- 168-pin PGA

Some Intel Microprocessors

Some Motorola Microprocessors

The Intel iCOMP Index

The PC Memory Map

The memory map of the TPA (Transient Program Area)

System area of a typical PC

The 8086 - Pentium Pro Registers

The EFLAG and FLAG Registers

The Segment Register in the Protected Mode

The Descriptor Formats Base address = starting location of memory segment Limit = last offset address in segment G = granularity bit G = 0: Limit is length of 1 to 1M bytes G = 1: Limit is any multiple of 4K bytes Note: 220 x 4K = 220 x 212 = 232 = 4G bytes

register

The Access Rights Byte

DS register accesses memory locations 100000H-1000FFH