Intel® Atom™ Z3000 Processor (Code name Bay Trail) Part number E3845 (Quad core) 22 nm System on Chip (SoC) Process Technology November 2013.

Slides:



Advertisements
Similar presentations
All Programmable FPGAs, SoCs, and 3D ICs
Advertisements

Course Overview and The 8051 Architecture
Trends and Perspectives in deep-submicron IC design Bram Nauta MESA + Research Institute University of Twente, Enschede, The Netherlands University of.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Lecture 2: Modern Trends 1. 2 Microprocessor Performance Only 7% improvement in memory performance every year! 50% improvement in microprocessor performance.
TLE IV By:Gian Angelo P. Calinsag. Components of Electronics RESISTOR RESISTOR CAPACITOR CAPACITOR TRANSISTOR TRANSISTOR DIODE DIODE INTEGRATED CIRCUIT.
3D-MAPS: 3D Massively Parallel Processor with Stacked Memory Dae Hyun Kim, Krit Athikulwongse, Michael Healy, Mohammad Hossain, Moongon Jung, et al. Georgia.
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
Fall 2001CS 4471 CS 447: Fall 2001 Chapter 1: Computer Abstraction and Technology (Introduction to the course)
Dezső Sima Evolution of Intel’s transistor technology 45 nm – 14 nm October 2014 Vers. 1.0.
Circuit Elements Electric circuit is the interconnection of circuit elements ActivePassive Not capable of generating energy e.g. resistor, inductor, capacitor.
Design and Implementation of VLSI Systems (EN0160)
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 18: Scaling Theory Prof. Sherief Reda Division of Engineering, Brown University.
Lesson 1 Introduction – “Is there a limit ?” Transistors – “CMOS building blocks” Physics, Cross section and Layout Views.
Temperature-Aware Design Presented by Mehul Shah 4/29/04.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
TOC 1 Physics 212 and 222 Parallel and Series Circuits Series and Parallel Resistors in Series Resistors in Parallel Capacitors in Series Capacitors in.
Hardware Development Platform Step-by-Step development guides Visual Studio + WDK Windows OS Image + HW Board Drivers Support.
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
Evaluating the Raw microprocessor Michael Bedford Taylor Raw Architecture Group Computer Science and AI Laboratory Massachusetts Institute of Technology.
FPGA and CADs Presented by Peng Du & Xiaojun Bao.
Chalmers University of Technology FlexSoC Seminar Series – Page 1 Power Estimation FlexSoc Seminar Series – Daniel Eckerbert
Overview Introduction The Level of Abstraction Organization & Architecture Structure & Function Why study computer organization?
CAD for Physical Design of VLSI Circuits
Power Management for Embedded Systems. Power requirement for Embedded Micro Systems Multiple supply voltages Small size in all components, L R C etc High.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Overview n Why VLSI? n Moore’s Law. n Why FPGAs? n The VLSI and system design process.
Why the frequency is so important in MEMS? c d b a Collision sensors for safety test of automobiles.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
Overview Why VLSI? Moore’s Law. Why FPGAs? Circuit Component
SEMINAR PRESENTATION ON IC FABRICATION PROCESS PREPARED BY: GUIDED BY: VAIBHAV RAJPUT(12BEC102) Dr. USHA MEHTA SOURABH JAIN(12BEC098)
transistor technology
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs November MonolithIC 3D Inc., Patents Pending.
1 Carnegie Mellon University Center for Silicon System Implementation An Architectural Exploration of Via Patterned Gate Arrays Chetan Patel, Anthony Cozzie,
45nm Processors & Beyond A Presentation On By Ajaypal Singh Dhillon Kurukshetra university.
CHIPWORKS CONFIDENTIAL All content © 2013, Chipworks Inc. All rights reserved. Intel® Atom™ Z3000 Processor (Code name Bay Trail) Part number E3845 (Quad.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
Silicon Design Page 1 The Creation of a New Computer Chip.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 Dual-V cc SRAM Class presentation for Advanced VLSIPresenter:A.Sammak Adopted from: M. Khellah,A 4.2GHz 0.3mm 2 256kb Dual-V CC SRAM Building Block in.
Architecture and algorithm for synthesizable embedded programmable logic core Noha Kafafi, Kimberly Bozman, Steven J. E. Wilton 2003 Field programmable.
Electrical/Electronic Symbols & Components Recognition
Microprocessor Design Process
Field Programmable Gate Arrays
Introduction to ASICs ASIC - Application Specific Integrated Circuit
ESE532: System-on-a-Chip Architecture
Lynn Choi School of Electrical Engineering
transistor technology
TECHNOLOGY TRENDS.
Technology advancement in computer architecture
ECE 4110– 5110 Digital System Design
ECE 154A Introduction to Computer Architecture
Core i7 micro-processor
ELEN 468 Advanced Logic Design
CMOS Technology Flow varies with process types & company
Figure 3.1 Digital logic technologies.
LINECARD Semiconductor - IC Electromechanical Interconnect
Overview Why VLSI? Moore’s Law. Why FPGAs?
Pressure Actuated Valve Test Design
סימנים מוסכמים בחשמל ואלקטרוניקה
An AC voltage source drives a sinusoidal current through two resistors. The amplitude of the sinusoidal voltage across the top resistor is 4 V. The amplitude.
CMOS Technology Flow varies with process types & company
Programmable Logic- How do they do that?
500 nm WRITE VOLTAGE 0 V.
COMS 361 Computer Organization
Overview Why VLSI? Moore’s Law. Why FPGAs?
Presentation transcript:

Intel® Atom™ Z3000 Processor (Code name Bay Trail) Part number E3845 (Quad core) 22 nm System on Chip (SoC) Process Technology November 2013

Intel® Atom™ E8345 Technical Information The scope of the analyses on this SoC chip includes: top metal die photo, gate level die photo, basic functional analysis report (bFAR) and a process review report (PPR). The E3845 quad core processor is fabricated using Intel’s 22 nm SoC (P1271) process The 22 nm SoC technology platform offers: Low-leakage logic transistors Standard and high-voltage I/O transistors Dense upper level interconnect Precision passives including resistors, MIM capacitors, and inductors High-density one time programmable (OTP) e-fuse Feel free to add or remove or change content!

Intel® Atom™ E8345 – Reports and Photos $20,000 Process Review Report This report includes an overview of the baseline 22 nm SoC process, including transistor details and BEOL metrics, with a focus on the SoC platform elements in use on the E8345 processor. The report will be supported by downloadable raw image folders and interactive ICWorks Browser image sets of the die delayered to the gate level and selected bevel regions. $5,000 Basic Functional Analysis Report This report focuses on the floor plan and block level functionality, to give you an architectural understanding of the die. $2,500 $250 Gate Level Die Photo Top Metal Die Photo Package Photos and X-Rays