32-bitni mikrokontroleri i primena - MS1BMP 6. deo

Slides:



Advertisements
Similar presentations
MS_uC / dnd / V VIC - Vectored Interrupts Programming Microcontroller VIC – Vectored interrupt controller Autumn term K Byte Burst Flash.
Advertisements

Input/Output mechanisms
ARM Timers.
Lecture 23: LM3S9B96 Microcontroller - Interrupts.
System Clocks.
AT91 Embedded Peripherals
ECE 447 Fall 2009 Lecture 10: TI MSP430 Timers and Capture Modes.
Timers.
7/23 Interrupt Controller and Edge Port in Coldfire Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee.
Lecture 11 Low Power Modes & Watchdog Timers
1 General Purpose and Alternate Function I/O (GPIO and AFIO)
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Renesas Electronics America Inc. © 2011 Renesas Electronics America Inc. All rights reserved. RX Interrupt Control Unit (ICU) Ver
The Cortex-M3 Embedded Systems: LM3S9B96 Microcontroller – Interrupts Refer to Chapter 4 in the reference book “Stellaris® LM3S9B96 Microcontroller - DATA.
TIMERS.
A walk through interrupts on the PPC 823
16F877A.
-Low Power and System Control Features
Lecture 10: TI MSP430 Timers and Capture Modes
PWM and DC Motor Control
TBPM Front-End Software Design Review
Analog Comparator An analog comparator is available on pins PE2(AIN0), PE3(AIN1) The comparator operates like any other comparator. -when (+) exceeds (-)
Timer and Interrupts.
Refer to Chapter 5 in the reference book
Introduction An interrupt is an event which informs the CPU that its service (action) is needed. Sources of interrupts: Internal fault (e.g.. divide by.
Refer to Chapter 10 in the reference book
ARM Cortex-M3 RTLAB 박 유 진.
Interrupts In 8085 and 8086.
NS Training Hardware.
AVR Addressing Modes Subject: Microcontoller & Interfacing
MSP432 ARM Timer Programming
RX 8-Bit Timer (TMR) 4/20/2011 Rev. 1.00
Interrupt.
32-bitni mikrokontroleri i primena - MS1BMP 2. deo
Interrupt and Exception Programming
ECE 3430 – Intro to Microcomputer Systems
8259 Chip The Intel 8259 is a family of Programmable Interrupt Controllers (PIC) designed and developed for use with the Intel 8085 and Intel 8086 microprocessors.
32-bitni mikrokontroleri i primena - MS1BMP 2. deo
Interrupt and Exception Programming
YOVI 2008 Core Interrupt Controller (INTC)
Latches and Flip-flops
Provisioning Windowsa 10 na IoT, mobilnim i desktop uređajima
Programi zasnovani na prozorima
Interrupt and Exception Programming
32-bitni mikrokontroleri i primena - MS1BMP
SPI Protocol and DAC Interfacing
PROGRAMIRANJE MENIJA.
32-bitni mikrokontroleri i primena - MS1BMP 3. deo
SPREGA SA U/I UREDJAJIMA
Komponente izbora i kontejnerske komponente
8051 Timers / Counters It has two timers Timer 0 and Timer 1.
Programmable Interval timer 8253 / 8254
I2C Protocol and RTC Interfacing
32-bitni mikrokontroleri i primena
Interrupt and Exception Programming
8085 Microprocessor Architecture
32-bitni mikrokontroleri i primena - MS1BMP
MATEMATIČKI FAKULTET, UNIVERZITET U BEOGRADU
Osnovni simboli jezika Pascal
Programmable Interval timer 8253 / 8254
嵌入式微控制器编程 Embedded Microcontroller Programming
8253 – PROGRAMMABLE INTERVAL TIMER (PIT). What is a Timer? Timer is a specialized type of device that is used to measure timing intervals. Timers can.
ECE 3430 – Intro to Microcomputer Systems
Digital INPUTS/OUTPUTS and interrupts
Embedded System Design Techniques™:
5/9/2019 2:05 AM © Microsoft Corporation. All rights reserved. MICROSOFT MAKES NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, AS TO THE INFORMATION IN THIS.
Reference Chapter 7 Moris Mano 4th Edition
Programmable Interval Timer
COMP3221: Microprocessors and Embedded Systems
The Programmable Peripheral Interface (8255A)
Presentation transcript:

32-bitni mikrokontroleri i primena - MS1BMP 6. deo 2013 Nenad Jovičić

EXTI Spoljašnji prekidi Do 19 Interrupt/Events zahteva Do 80 pinova se može koristiti kao EXTI ulaz. EXTI linija 16 povezana na PVD izlaz EXTI linija 17 povezana na RTC Alarm događaj. EXTI linija 18 povezana na USB Wake-up from suspend događaj EXTI[15:0] Interrupt Mask Register Pending Request Software Interrupt Event Register Rising Trigger Selection Register To NVIC Edge Detect Circuit Pulse Generator Falling Trigger Event Mask Dva konfiguraciona moda: Interrupt mode: generisanje prekida Event mode: generisanje buđenja sistema koji je u SLEEP ili STOP modu. Nezavisni trigeri (rastuća, opadajuća ili obe ivice) Status bit svake linije EXTI periferija je povezana na APB2 da bi se skratilo vreme ragovanja (APB2 je u opštem slučaju brža od APB1 magistrale) Mogućnost softverskog forsiranja bilo kog prekida/događaja.

EXTI prekidi

External interrupt configuration register 1 (AFIO_EXTICR1) Na EXTIx ide uvek pinx

Interrupt mask register (EXTI_IMR)

Event mask register (EXTI_EMR)

Rising trigger selection register (EXTI_RTSR)

Falling trigger selection register (EXTI_FTSR)

Software interrupt event register (EXTI_SWIER)

Pending register (EXTI_PR)

Memorijska mapa EXTI registara