Progress Report Chester Liu 2014/05/27.

Slides:



Advertisements
Similar presentations
LOGO Lab Supervisor – Dr. WH Lau EE3271 Design Laboratory.
Advertisements

Programmable Interval Timer
Software Defined Radio Testbed Team may11-18 Members: Alex Dolan, Mohammad Khan, Ahmet Unsal Adviser: Dr. Aditya Ramamoorthy.
WARNING These slides are not optimized for printing or exam preparation. These are for lecture delivery only. These slides are made for PowerPoint 2010.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
Performance Analysis of Different Arbitration Algorithms of the AMBA AHB Bus Massimo Conti, Marco Caldari, Giovanni B. Vece, Simone Orcioni, Claudio Turchetti.
Cortex-M3 Debugging System
Computerized Train Control System by: Shawn Lord Christian Thompson.
Part 1 Using the ARM board And start working with C Tutorial 5 and 6
NTSC to VGA Converter Marco Moreno Adrian De La Rosa
USB host for web camera connection
Eye Detector Project Midterm Review John Robertson Roy Nguyen.
Digital Camera Chad Hantak COMP December 12, 2003.
Renesas Technology America Inc. 1 M16C/Tiny SKP Tutorial 2 Creating A New Project Using HEW4.
Lecture 111 Lecture 11: Lab 3 Overview, the ADV7183B Video Decoder and the I 2 C Bus ECE 412: Microcomputer Laboratory.
USB host for web camera connection
0 Embedded Real-Time System Leader JBOSN RTOS : 선택이 아닌 필수 Network Camera Controller S65K Series.
SDR Test bench Architecture WINLAB – Rutgers University Date : October Authors : Prasanthi Maddala,
Live Action First Person Shooter Game Patrick Judd Ian Katsuno Bao Le.
NS Training Hardware.
Computer Architecture and Organization Introduction.
ECE Department: University of Massachusetts, Amherst ECE 354 Lab 5: Data Compression.
On Chip Bus National Taiwan University
ECS642U Embedded Systems Digital I/O William Marsh.
CSC321 Making a Computer Binary number system → Boolean functions Boolean functions → Combinational circuits Combinational circuits → Sequential circuits.
8279 KEYBOARD AND DISPLAY INTERFACING
Lab 2 Parallel processing using NIOS II processors
CPE 631 Project Presentation Hussein Alzoubi and Rami Alnamneh Reconfiguration of architectural parameters to maximize performance and using software techniques.
Field Programmable Port Extender (FPX) 1 NCHARGE: Remote Management of the Field Programmable Port Extender (FPX) Todd Sproull Washington University, Applied.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
1 Final Project Multimedia Architecture and Processing Laboratory 多媒體架構與處理實驗室 Ph.D Chih-Hung Li ( 李志鴻 ) 2007 Spring Term.
Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Working with Buses & Interconnects.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Field Programmable Port Extender (FPX) 1 Remote Management of the Field Programmable Port Extender (FPX) Todd Sproull Washington University, Applied Research.
Development of a Bluetooth based web camera module.
Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.
STUDY OF PIC MICROCONTROLLERS.. Design Flow C CODE Hex File Assembly Code Compiler Assembler Chip Programming.
Lab 4 HW/SW Compression and Decompression of Captured Image
ATLAS Pre-Production ROD Status SCT Version
AT Commands Supports AT commands
 NUUO Nuface v1.0 Train a trainer 2015 October.
WWW and HTTP King Fahd University of Petroleum & Minerals
Digital readout architecture for Velopix
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Manual update through the RetailMedia.patch
Progress Report Chester Liu 2013/7/26.
NS Training Hardware.
90-30 DeviceNet configuration
8259-programmable interrupt controller
EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access
Getting Started with Programmable Logic
Progress Report Chester Liu 2013/11/29.
Processor (I).
Avalon Switch Fabric.
Highly Efficient and Flexible Video Encoder on CPU+FPGA Platform
Progress Report Chester Liu 2014/03/18.
SPI Protocol and DAC Interfacing
ECEG-3202 Computer Architecture and Organization
POV-Clients Sync.
Computer Architecture and Design Lecture 6
SOC Design Lecture 4 Bus and AMBA Introduction.
Speaker: Tian-Sheuan Chang July, 2004
Washington University, Applied Research Lab
Remote Management of the Field Programmable Port Extender (FPX)
Build A New Kernel and Add New System Calls in A Linux OS
ECEG-3202 Computer Architecture and Organization
Progress & schedule Presenter : YY Date : 2014/10/3.
Progress Report Chester Liu 2013/12/27.
Self Introduction & Progress Report
Preliminary design of the behavior level model of the chip
Presentation transcript:

Progress Report Chester Liu 2014/05/27

DVC Hardware Modification H264 intra encoder Add a dedicated APB bus for mode register setting Create a wrapper for the following modules Enable the HREADY signal Pull out AHB burst count Add an AHB port for reconstructed frames WZ encoder

DVC Hardware Modification Wi-Fi controller Stuck at a bug for 2 weeks Tried many experiments, but none worked Found the bug after days of experiments Modify controller to always send 1KB TCP packets Add empty buffer entry number output signal Fix a design bug which would cause controller hang

DVC Hardware Modification AHB bus matrix Use the Perl script provided by ARM to generate Verilog code Configuration 5 6 slave (input) ports and 5 master (output) ports Fully connected Fixed priority arbitration (round-robin arbitration file is missing from the package) Output port selected by address bit [27:24], by default output port 0 is selected E.g. Port 3 is selected if address lies within 0x03000000~0x03ffffff E.g. Port 0 is selected if address lies within 0x05000000~0xffffffff

DVC Hardware Modification New camera image sensor OmniVision OV7670 VGA image sensor Support: VGA / QVGA / CIF / QCIF Smaller form factor compared to the one on SOCLE DTB Adjustable focal length Plenty I2C setting source code on the Internet

DVC Encoder Architecture

OpenDVC Debug Found a bug in decoder’s decodeSkipMask() function The calculated WZ rate is lower than the actual value Caused by the modification of frame buffer Action item Compare encode/decode result of OpenDVC with DVC2.1 Other things effecting decoding result Compile optimization -O3 v.s. none Include header file #include <cmath> v.s. #include “math.h”

OpenDVC Website In total 36 downloads 11 from unknown, German 8 from NTU, Taiwan 8 from unknown, USA 3 from DTU, Denmark 3 from unknown, Egypt 2 from Intel, USA 1 from unknown, Taiwan

Schedule DVC hardware OpenDVC H264 intra encoder only version done Complete version (6/M) OpenDVC Compare OpenDVC with DVC2.1 (6/E)

Transfer Items Code Board Documentation DVC HW code, demo SW code, and utility SW code OpenDVC SW code OpenDVC website Board Wi-Fi module daughter board Camera daughter board Documentation DVC HW design and environment usage