Constructive Computer Architecture

Slides:



Advertisements
Similar presentations
RISC and Pipelining Prof. Sin-Min Lee Department of Computer Science.
Advertisements

CEG3420 L1 Intro.1 Copyright (C) 1998 UCB CEG3420 Computer Design Lecture 1 Philip Leong.
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Snoopy Caches I Steve Ko Computer Sciences and Engineering University at Buffalo.
Evolution and History of Programming Languages Software/Hardware/System.
Final Class, ECE472 Midterm #2 due today – 1-5% extra credit for written report of Dally’s video Oral presentation of class project: today Graduate students:
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Snoopy Caches II Steve Ko Computer Sciences and Engineering University at Buffalo.
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
Museo del Prado by Alexandro Velazquez Hours: Monday10:00 am – 8:00 pm Tuesday10:00 am – 8:00 pm Wednesday10:00 am – 8:00 pm Thursday10:00 am – 8:00 pm.
Constructive Computer Architecture Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology 6.175: L01 – September 3,
Constructive Computer Architecture Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology 6.S195: L01 – September.
Constructive Computer Architecture Tutorial 4: SMIPS on FPGA Andy Wright 6.S195 TA October 7, 2013http://csg.csail.mit.edu/6.s195T04-1.
Welcome to CPCS 214 Computer Organization & Architecture Spring 2008 Muhammad Al-Hashimi Media clips are from the MS Office clip art collection copyright.
CSE430/830 Course Project Tutorial Instructor: Dr. Hong Jiang TA: Dongyuan Zhan Project Duration: 01/26/11 – 04/29/11.
Lecture 1: Welcome Computer Architecture Kai Bu
CSCE 430/830 Course Project Guidelines By Dongyuan Zhan Feb. 4, 2010.
CS-2710 Computer Organization Dr. Mark L. Hornick web: faculty-web.msoe.edu/hornick – CS-2710 info syllabus, homework, labs… –
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
CS/ECE 3330 Computer Architecture Kim Hazelwood Fall 2009.
Constructive Computer Architecture: Bluespec execution model and concurrency semantics Arvind Computer Science & Artificial Intelligence Lab. Massachusetts.
Constructive Computer Architecture Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology 6.175: L01 – September 9,
Constructive Computer Architecture Cache Coherence Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology November.
Lecture 01: Welcome Computer Architecture! Kai Bu
Constructive Computer Architecture Virtual Memory: From Address Translation to Demand Paging Arvind Computer Science & Artificial Intelligence Lab. Massachusetts.
DIEGO VELAZQUEZ. LAS MENINAS. By: Charo Cabanes.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.
Computer Engineering 1502 Advanced Digital Design Professor Donald Chiarulli Computer Science Dept Sennott Square
Constructive Computer Architecture Combinational circuits Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology.
FPGA-based Fast, Cycle-Accurate Full System Simulators Derek Chiou, Huzefa Sanjeliwala, Dam Sunwoo, John Xu and Nikhil Patil University of Texas at Austin.
6.S078 - Computer Architecture: A Constructive Approach Combinational circuits Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute.
EECS 322 March 18, 2000 RISC - Reduced Instruction Set Computer Reduced Instruction Set Computer  By reducing the number of instructions that a processor.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO CS 219 Computer Organization.
Constructive Computer Architecture Sequential Circuits Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology September.
Constructive Computer Architecture Cache Coherence Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology Includes.
Constructive Computer Architecture: Hardware Compilation of Bluespec Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of.
Constructive Computer Architecture Store Buffers and Non-blocking Caches Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
Computer Architecture Lecture 7: Microprogrammed Microarchitectures Prof. Onur Mutlu Carnegie Mellon University Spring 2013, 1/30/2013.
Computer Architecture: A Constructive Approach Bluespec execution model and concurrent rule scheduling Teacher: Yoav Etsion Taken (with permission) from.
Implementing RISC Multi Core Processor Using HLS Language - BLUESPEC Liam Wigdor Instructor Mony Orbach Shirel Josef Semesterial Winter 2013.
Introduction CSE 410, Spring 2005 Computer Systems
Constructive Computer Architecture Interrupts/Exceptions/Faults Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology.
Constructive Computer Architecture
Welcome to CSE 502 Introduction.
ECE 3056: Architecture, Concurrency and Energy in Computation
CSE 410, Spring 2006 Computer Systems
课程名 编译原理 Compiling Techniques
Architecture & Organization 1
CS 21a: Intro to Computing I
HASim Implementing a Functional/Timing Partitioned Microprocessor Simulator with an FPGA Nirav Dave*, Michael Pellauer*, Joel Emer†*, & Arvind* Massachusetts.
Computer Architecture CSCE 350
Los pintores españoles
Derek Chiou The University of Texas at Austin
FFT: An example of complex combinational circuits
Architecture & Organization 1
Combinational circuits
Multistage Pipelined Processors and modular refinement
Computer Science & Artificial Intelligence Lab.
FFT: An example of complex combinational circuits
Welcome to CSE 502 Introduction.
THE ECE 554 XILINX DESIGN PROCESS
Pipelining combinational circuits
COMPUTER ORGANIZATION AND ARCHITECTURE
THE ECE 554 XILINX DESIGN PROCESS
ELEC / Computer Architecture and Design Fall 2014 Introduction
Pipelined Processors: Control Hazards
CPE 626 Advanced VLSI Design, Spring 2002 Admin
Presentation transcript:

Constructive Computer Architecture Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology 6.175: L01 – September 9, 2015 September 7, 2016 http://csg.csail.mit.edu/6.175

6.175 Course Staff Instructor Teaching Assistant Adminis-tration Arvind arvind@csail.mit.edu Teaching Assistant Adminis-tration Quan Nguyen qmn@mit.edu Sally Lee sally@csail.mit.edu For most up-to-date information and handouts please consult the course website: http://csg.csail.mit.edu/6.175 September 7, 2016 http://csg.csail.mit.edu/6.175

Computing Devices Then… EDSAC, University of Cambridge, UK, 1949 Fishbowl computing. Dramatic changes since then. September 7, 2016 http://csg.csail.mit.edu/6.175

Computing Devices Now Dramatic progress in terms of size, speed, cost, reliability September 7, 2016 http://csg.csail.mit.edu/6.175

Computer architecture is about designing machines to meet some power, performance, cost and size constraints September 7, 2016 http://csg.csail.mit.edu/6.175

Studying Computer Architecture A method of constructing machines: Machine descriptions which can be simulated in software and synthesized into hardware This course is about “construction” Quantitative evaluation: To what extent designs meet various design criteria Testing and verification: Does the machine do what it is supposed to do September 7, 2016 http://csg.csail.mit.edu/6.175

Constructing and Deconstructing A venerable method of studying any class of artifacts an example from the art world... September 7, 2016 http://csg.csail.mit.edu/6.175

Las Meninas (The Maids of Honour) Diego Velázquez 1656 Pictures removed for copyright protection. Please visit the following link to view the pictures: http://en.wikipedia.org/wiki/Diego_Velazquez Portrait of Infanta Margarita, the daughter of King Philip IV, in Royal Alcazar, Madrid September 7, 2016 http://csg.csail.mit.edu/6.175

Different lighting Pictures removed for copyright protection. Please visit the links to view pictures: http://en.wikipedia.org/wiki/Diego_Velazquez Also just type “velasquez maids of honor pictures” in google September 7, 2016 http://csg.csail.mit.edu/6.175

It is big! Museo del Prado, Madrid September 7, 2016 http://csg.csail.mit.edu/6.175

Engages the viewer Pictures removed for copyright protection. Please visit the links to view pictures: http://en.wikipedia.org/wiki/Diego_Velazquez Also just type “velasquez maids of honor pictures” in google The most important painting in Western art history September 7, 2016 http://csg.csail.mit.edu/6.175

Spanish tradition Diego El Greco Velasquez Francisco Pablo de Goya 1599-1660 El Greco 1541–1614 Francisco de Goya 1746–1828 Pablo Picasso 1881-1973 Pictures removed for copyright protection. Please visit the links to view pictures: http://en.wikipedia.org/wiki/Diego_Velazquez http://en.wikipedia.org/wiki/El_Greco http://en.wikipedia.org/wiki/Goya http://en.wikipedia.org/wiki/Picasso September 7, 2016 http://csg.csail.mit.edu/6.175

Picasso In fine arts one is encouraged to copy masters as a way of learning In 1956, at the 300th anniversary of Diego Velázquez’s Las Meninas, Picasso revisited Madrid to see the painting The story goes he came back and locked himself in his studio for three months and painted 58 versions of it – deconstructing and constructing – not copying All can be seen at Museu Picasso in Barcelona Why? Picasso was 75 and very aware of his Spanish heritage. Was he trying to improve upon the master’s work? September 7, 2016 http://csg.csail.mit.edu/6.175

Deconstructing & Constructing: Las Meninas Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona September 7, 2016 http://csg.csail.mit.edu/6.175

Infanta Margarita Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona Perplexed? Distracted by sun light? September 7, 2016 http://csg.csail.mit.edu/6.175

Deconstructing & Constructing: Las Meninas – Infanta Margarita Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona September 7, 2016 http://csg.csail.mit.edu/6.175

Deconstructing & Constructing: Las Meninas Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona September 7, 2016 http://csg.csail.mit.edu/6.175

Deconstructing & Constructing: Las Meninas Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona September 7, 2016 http://csg.csail.mit.edu/6.175

Deconstructing & Constructing: Las Meninas Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona September 7, 2016 http://csg.csail.mit.edu/6.175

Picasso reportedly said “I cannot improve it but these are my Meninas” September 7, 2016 http://csg.csail.mit.edu/6.175

Deconstructing Microprocesors: MIPS R10K Modern processors are complex: ALUs, pipelining, caches and cache coherence, branch predictors, virtual memory, ... Designs must be balanced and meet some design constraints Deconstruct R10K to construct our Las Maninases September 7, 2016 http://csg.csail.mit.edu/6.175

Our Meninas: Various RISC V Processors A new open instruction set out of Berkeley Our Meninas: Various RISC V Processors Non-Pipelined: 1 Cycle, 2 Cycle, 4 Cycle Pipelined: 2-stage with and without data hazards; pipelines with up to 6 stages Pipelines with multiple Branch Predictors Pipelines with Branch Predictors and Caches Pipelines with Exceptions Pipelines with TLBs and Virtual Memory Non-blocking caches Multi-core Processors with coherent shared memory All these are evaluated quantitatively using C benchmarks run in simulation and on real hardware September 7, 2016 http://csg.csail.mit.edu/6.175

The goals of this subject Study computer architecture by constructing many different machines Learn a new method of describing architectures where there is less emphasis on figures/diagrams and more emphasis on executable descriptions Each architecture and each part of it would be defined as executable code in BSV Learning BSV is about learning a model of parallel programming (all hardware is parallel) Learn about test benches, including designing your own Learn about quantitative evaluation of designs September 7, 2016 http://csg.csail.mit.edu/6.175

Design Compiler/ Encounter BSV Design Flow BSV source Bluespec Compiler Verilog RTL Bluespec Simulator Xilinx Vivado Simulator Xilinx Vivado Synthesis Design Compiler/ Encounter Cycle Accurate Power Analysis VCD output Gates ASIC September 7, 2016 http://csg.csail.mit.edu/6.175

All the designs you do in this course can be implemented as ASICs without any changes in the source code. Time will not permit the class to explore ASICs but we will show sample synthesis results September 7, 2016 http://csg.csail.mit.edu/6.175

Course information The class will meet three times a week (MWF 3pm to 4pm), accept for a few holidays Typically two classes every week are lectures while the third one is a tutorial Eight lab assignments; to be done individually A project/competition in the last two weeks to produce the fastest implementation or to try out a new cool architecture idea Labs + project constitute 10 grade units A = >75% on all 10 grade units; B = >75% on 7 grade units C = >50% on 7 grade units No Quizzes September 7, 2016 http://csg.csail.mit.edu/6.175

Resources “Computer Architecture: A Constructive Approach”, Arvind, Rishiyur Nikhil, Joel Emer and Murali Vijayaraghavan BSV Reference manual For most up-to-date information and handouts please consult the course website: http://csg.csail.mit.edu/6.175 September 7, 2016 http://csg.csail.mit.edu/6.175

Contributors to the course material Current: Arvind, Rishiyur S. Nikhil, Muralidaran Vijayaraghavan, Andrew Wright, Sizhuo Zhang Past: Staff and students in 6.S078 (12 Spring), 6.S195 (12 Fall, 13 Fall), 6.375 (13 Spring), 6.175 (14 Fall) Joel Emer, Asif Khan, Richard Uhler, Sang Woo Jun, Abhinav Agarwal, Myron King, Kermin Fleming, Ming Liu, Li-Shiuan Peh External Prof Amey Karkare & students at IIT Kanpur Prof Jihong Kim & students at Seoul Nation University Prof Derek Chiou, University of Texas at Austin Prof Yoav Etsion & students at Technion Prof James Hoe CMU September 7, 2016 http://csg.csail.mit.edu/6.175