2nd ASIC Test Board L. Ruckman and G. Varner

Slides:



Advertisements
Similar presentations
Key CLARITY technologies II – Four-Wave Mixing wavelength conversion National and Kapodistrian University of Athens Department of Informatics and Telecommunications.
Advertisements

CHAMP ASIC: Hawai‘i part
Application Notes for Frequency Division Multiplex System Testing with ET 91 To learn more click on note! Basic, Super & Master Group Voice Frequency Noise.
Harmonic Series and Spectrograms 220 Hz (A3) Why do they sound different? Instrument 1 Instrument 2Sine Wave.
Introduction 1st semester King Saud University
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
1 ELECTRICAL TECHNOLOGY EET 103/4  Define and explain sine wave, frequency, amplitude, phase angle, complex number  Define, analyze and calculate impedance,
CDMA Control Channel Traffic Analyzer. 1)Tune Radio 2)Listen to Pilot Channel 3)Listen to Synchronization Channel 4)Transmit Sync data via RS232 5)Listen.
4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.
Controls Lab Interface Improvement Project #06508Faculty Advisors: Dr. A. Mathew and Dr. D. Phillips Project Objectives This work focused on the improvement.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Electronics II Lab. Two Weeks. power connections Solderless Prototyping Board jacks for power connections.
Sinusoidal waveform Where: Vis the instantaneous amplitude of the sine wave V m is the peak amplitude of the sine wave  is the angular frequency (2 
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: January 3, Winter 2005.
Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
Laboratory Equipment 1 st semester King Saud University College of Applied studies and Community Service 1302CT By: Nour Alhariqi.
Harmonic Series and Spectrograms
IT-101 Section 001 This is an addition to lecture 8 Lecture #14 Introduction to Information Technology.
Update on Electronics for the SSL 8” Ceramic Detector Matt Andrew, Kurtis Nishimura, Gary S. Varner University of Hawai’i 28-MAR-2012 Discussion 1.
McGill Photonic Systems Group Andrew Kirk Micro and nano-optics Optical interconnects Applications of MEMS Lawrence Chen Optical.
Tray Factory Considerations Jean-Francois Genat UC LAPD Collaboration Meeting, June th 2010, Argonne. 1.
6-Information Sources and Signals Dr. John P. Abraham Professor UTRGV.
Introduction to the Oscilloscope
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
ENE 208: Electrical Engineering Mathematics Fourier Series.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Product Rule. Product Rule – used when functions are being multiplied Product Rule.
SLAC fDIRC data processing for Hawai’i electronics (SLAC experiment T-492 ) Larry Ruckman & Gary Varner Instrumentation Development Laboratory (ID-Lab)
Harmonic Series and Spectrograms BY JORDAN KEARNS (W&L ‘14) & JON ERICKSON (STILL HERE )
Electronic workshop Dr. Imtiaz Hussain URL :
SUNY-New Paltz Computer Simulation Lab Electrical and Computer Engineering Department SUNY – New Paltz “Lecture 12”
A MEMS Micro Flow-cytometer Based on Dielectric Particle Focusing and Integrated Optical and Impedance Detection Peter R.C. Gascoyne Department of Molecular.
QPLL Status – December 2004 Paulo Moreira. People S. Baron 1 H. Furtado 1, R. Haeni 2, A. Marchioro 1, P. Moreira 1, J.
Update on the New Developments & Analysis from Hawaii Larry Ruckman & Gary Varner Instrumentation Development Laboratory (ID-Lab) University of Hawaii.
1 Direct Digital Synthesizer STUDENT : Tsung-Han Tu SN : M
Performed by: Jenia Kuksin & Alexander Milys Instructor: Mr. Yossi Hipsh המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון -
Intro to Fourier Series BY JORDAN KEARNS (W&L ‘14) & JON ERICKSON (STILL HERE )
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
Multiplication Find the missing value x __ = 32.
Instrumentation & Root Mean Square Voltage
Solar Probe Plus – FIELDS Main Electronics Package
EKT124 Digital Electronics 1 Introduction to Digital Electronics
Pid session TDC-based electronics for the CRT
MODULE 2: Circuits, Signals and the Analog Discovery Board SUMMER CHALLENGE Electrical Engineering: Smart Lighting Michael Rahaim, PhD Candidate Multimedia.
ECE Computer Engineering Design Project
Project of Network Analysis
Harmonics Ben Kemink.
Harmonic Distortion Analyzer, Wave Analyzer and Function Generator
Welcome to ENGR12L Engineering Circuits Lab
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
WP02 PRR: Master Oscillator and RF Reference Distribution
Introduction to Electronics
Basic Laws of Electric Cicuits II
ECET 105Competitive Success/snaptutorial.com
quizlette quizlette quizlette quizlette
ECE Computer Engineering Design Project
Net 222: Communications and networks fundamentals (Practical Part)
Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009
Low Level RF Status Outline LLRF controls system overview
The New Readout Electronics for the SLAC Focusing DIRC Prototype (SLAC experiment T-492 ) L. L. Ruckman, G. S. Varner Instrumentation Development Laboratory.
Instrumentation Development Lab: facilities/resources
Lab 6: Sound Analysis Fourier Synthesis Fourier Analysis
EET 1131 Unit 3 Basic Logic Gates
Low Level RF Status Outline LLRF controls system overview
Net 222: Communications and networks fundamentals (Practical Part)
Sine Rule: Missing Sides
Kaj Rosengren FPGA Designer – Beam Diagnostics
Department of Electrical Engineering National Central University
Presentation transcript:

2nd ASIC Test Board L. Ruckman and G. Varner Instrumentation Development Laboratory (ID-Lab) University of Hawai’i at Mānoa, Department of Physics Aug 26, 2009 1

Concept Drawing Chicago Version Hawaii Version 2

Concept Drawing “pluggable” board design Multiple testing configurations 3

Test #1 Verify glass micro-strip waveguide with compression bracket and MCP Get frequency response for MCP, glass TX-line, bracket, and Roger component Get channel cross-talk (radiative) frequency response 4

Test #2 Step through sine wave frequencies to determine ASIC frequency response Get frequency response for ASIC (stud bonded) by normalizing to Test #1 frequency response

Test #3 Use a ultra-low jitter laser light (signal photon level) to measure ASIC waveform timing Laser Light

Basic Electrical Outline for FPGA Interface Stud Bonding Common CLK Multiple PC interfaces 7

What am I missing to get started? Here’s a list of material I need to started: Stud bonding design rules DC board schematics Mechanical drawing of ASIC pad positions Mechanical drawing of compression bracket Here’s a list of equipment I need for testing: Sine wave generator High frequency O-scope Network Analyzer 8

Backup Slides 9