EET 1131 Unit 12 Shift Registers

Slides:



Advertisements
Similar presentations
Chapter 13 Shift Registers
Advertisements

EET 1131 Unit 10 Flip-Flops and Registers
Shift Register Application Chapter 22 Subject: Digital System Year: 2009.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Shift Registers and Shift Register Counters
EET 1131 Unit 12 Shift Registers
EET 1131 Unit 11 Counter Circuits  Read Kleitz, Chapter 12, skipping Sections and  Homework #11 and Lab #11 due next week.  Quiz next week.
Introduction Flip-flops are synchronous bistable devices. The term synchronous means the output changes state only when the clock input is triggered. That.
REGISTER A Register is a group of binary storage cells suitable for holding binary information. A group of flip-flops constitutes a register, since each.
Digital Fundamentals Floyd Chapter 9 Tenth Edition
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Registers and Counters
Chapter 1_4 Part II Counters
1 Shift Registers. –Definitions –I/O Types: serial, parallel, combinations –Direction: left, right, bidirectional –Applications –VHDL implementations.
Figure 9–1 The flip-flop as a storage element.
Sequential Circuits: Flip-Flops and Counter By Taweesak Reungpeerakul
Last Mod: March 2014  Paul R. Godin Shift Registers Registers 1.1.
Registers CPE 49 RMUTI KOTAT.
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
Digital Design: Principles and Practices
Introduction to Chapter 7
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
Registers and Counters Chapter 6. Digital Circuits 2 Clocked sequential circuits a group of flip-flops and combinational gates connected to form a feedback.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Sequential logic circuits
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Digital Electronics Electronics Technology Landon Johnson Shift Registers.
Digital Fundamentals Tenth Edition Floyd Chapter 9.
DIGITAL SYSTEMS TCE Shift Registers and Shift Register Counters Week 10 and Week 11 (Lecture 2 of 2)
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
CSE 260 Digital Logic Design Registers, Memory BRAC University.
REGISTERS - Introduction to Registers Shift Registers Lecture 1 Gunjeet Kaur Dronacharya Group of Institutions.
EGR 2131 Unit 9 Registers and Counters
Principles & Applications
EET 1131 Unit 12 Shift Registers
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Registers and Counters
EET 1131 Unit 11 Counter Circuits
Electronics Technology
Digital Fundamentals Abdul Hameed
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Sequential Logic Counters and Registers
SLIDES FOR CHAPTER 12 REGISTERS AND COUNTERS
INTRODUCTION Overview of Shift Registers
3.2 Shift Register Basic shift register function
Shift Registers.
Digital Fundamentals with PLD Programming Floyd Chapter 10
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
COE 202: Digital Logic Design Sequential Circuits Part 4
Digital Logic & Design Dr. Waseem Ikram Lecture No. 34.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
EGR 2131 Unit 10 Registers and Counters
EET 1131 Unit 11 Counter Circuits
Chapter 8 Counters Changjiang Zhang
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Principles & Applications
Switching Theory and Logic Design Chapter 5:
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
EGR 2131 Unit 11 Registers and Counters
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Outline Registers Counters 5/11/2019.
Registers and Counters
EGR 2131 Unit 12 Synchronous Sequential Circuits
Registers Today we’ll see some common sequential devices: counters and registers. They’re good examples of sequential analysis and design. They are also.
Week 11 Flip flop & Latches.
Shift Registers Dr. Rebhi S. Baraka
Presentation transcript:

EET 1131 Unit 12 Shift Registers Read Kleitz, Chapter 13, skipping Sections 13-6 and 13-12. Homework #12 and Lab #12 due next week. Quiz next week. -Handouts: Quiz #11, Unit 12 practice sheets. -FIRE UP MULTISIM.

Comparison of Counters & Shift Registers 4-bit Asynchronous Counter: 4-bit Synchronous Counter: 4-bit Shift Register: -Do Practice Question 1. -Actually more common to use D-flip-flops for a shift reg (as shown on Slide #4), rather than J-K. 2

Basic Shift Register Operations A shift register is a digital circuit with two basic functions: data storage and data movement. Some basic data movements are illustrated here. Data in Data in Data out Data out Data in Data out Serial in/shift right/serial out Serial in/shift left/serial out Parallel in/serial out Data in -Not very glamorous, but important. -After this slide, jump briefly to UART slide below, and then come back here. Data in Data out Data out Serial in/parallel out Parallel in/parallel out Rotate right Rotate left

Serial-in/Serial out Shift Register Shift registers are available in IC form or can be constructed from discrete flip-flops, as shown here with a five-bit serial-in serial-out register. Each clock pulse will move an input bit to the next flip-flop. For example, a 1 is shown as it moves across. 1 1 1 1 1 1 -Demo with Multisim file shiftReg.ms10. CLK CLK CLK CLK CLK

A Basic Application One application of shift registers is conversion of serial data to parallel form. For example, assume the binary number 1011 is loaded sequentially, one bit at each clock pulse. After 4 clock pulses, the data is available at the parallel output. CLK CLK CLK CLK

The 74164 is an 8-bit serial in/parallel out shift register. The 74164 Shift Register The 74164 is an 8-bit serial in/parallel out shift register. MR is an input, so it really belongs on the left side with the other inputs instead of on the bottom with the outputs. As with counters, we usually show LSB on left and MSB on right. Data is shifted into Q0. Data is entered on the rising edge of the clock. One of the two serial data inputs may be used as an active HIGH enable to gate the other input. If no enable is needed, the other serial input can be connected to VCC. The 74164 also has an active LOW asynchronous clear (MR) input.

Waveforms for the 74164 Sample waveforms for the 74164 are shown. Notice that B acts as an active HIGH enable for the data on A. MR DSa Serial inputs DSb CLK Q0 Q1 Q2 Q3 -Do Practice Question 2. Outputs Q4 Q5 Q6 Q7 Clear Clear

The 74165 is an 8-bit parallel in/serial out shift register. The 74165 Shift Register The 74165 is an 8-bit parallel in/serial out shift register. -This one’s harder to visualize because you can only see the bits when they pop out on the right-hand end (Q7). Before they get there, they march unseen through the register. -LOAD is asynchronous. Data is loaded asynchronously when PL is LOW. Data is shifted through the register synchronously when PL is HIGH and a rising clock edge occurs.

Universal Shift Register A universal shift register has both serial and parallel input and output capability. The 74194 is an example of a 4-bit bidirectional universal shift register. S1 S0 Mode 0 0 Hold 0 1 Shift right 1 0 Shift left 1 1 Parallel load (synchronous) Sample waveforms on the following slide…

Universal Shift Register -Do Practice Question 3.

Some Shift Register Chips 74164 (8-bit serial in/parallel out) 74165 (8-bit parallel in/serial out) 74194 (4-bit bidirectional universal) 74195 (4-bit parallel access)

Example Solution Shift Register Applications Shift registers can be used to delay a digital signal by a predetermined amount. An 8-bit serial in/serial out shift register has a 40 MHz clock. What is the total delay through the register? Example Solution The delay for each clock is 1/(40 MHz) = 25 ns -Do as Practice Question 4. 25 ns The total delay is 8 x 25 ns = 200 ns = 200 ns

Shift Register Applications Data bus A UART (Universal Asynchronous Receiver Transmitter) is a serial-to-parallel converter and a parallel to serial converter. UARTs are commonly used in small systems where one device must communicate with another. Parallel data is converted to asynchronous serial form and transmitted. The serial data format is: CLK CLK Serial data out Serial data in Start Bit (0) Stop Bits (1)

Cascading Shift Registers Most shift register chips are 4-bit or 8-bit shift registers. To get larger shift registers, you can cascade two or more chips together. For a circuit in Lab #12 you’ll need to think about how to do this with two 74195 chips. ? 14

Shift Counters Shift registers can form useful “counters” by recirculating a pattern of 0’s and 1’s. Two important shift counters are the ring shift counter and the Johnson shift counter.

Ring Shift Counter The ring shift counter can be implemented with either D flip-flops or J-K flip-flops. Here is a 4-bit ring shift counter constructed from D flip-flops. Notice the feedback. It can also be implemented with J-K flip flops.

Ring Shift Counter Redrawing the ring shift counter (without the clock shown) shows why it is a “ring”. In practical applications, the counter is preloaded with the desired pattern (usually a single 0 or 1). It has n states, where n = the number of flip-flops.

Ring Shift Counter A common pattern for a ring shift counter is to load it with a single 1 or a single 0. The waveforms shown here are for an 8-bit ring shift counter with a single 1. -Do Practice Question 5. -Demo with Multisim file shiftCounter.ms10.

Johnson Shift Counter The Johnson shift counter can be made with D flip-flops… … or with J-K flip flops. Here Q3 and Q3 are fed back to the J and K inputs with a “twist”.

Johnson Shift Counter Redrawing the same Johnson shift counter (without the clock shown) illustrates why it is sometimes called as a “twisted-ring” counter. “twist” -Demo by modifying Multisim to change from ring shift counter to Johnson shift counter.

Question Johnson Shift Counter The Johnson shift counter is useful when you need a sequence that changes by only one bit at a time but it has a limited number of states (2n, where n = number of stages). The first five counts for a 4-bit Johnson counter that is initially cleared are: CLK Q0 Q1 Q2 Q3 1 2 3 4 5 6 7 0 0 0 0 1 0 0 0 1 1 0 0 1 1 1 0 1 1 1 1 0 1 1 1 0 0 1 1 0 0 0 1 -Do Practice Question 6. Question What are the remaining 3 states?

Keyboard Encoder The keyboard encoder is an example of where a ring counter is used in a small system to encode a key press. Two 74195 shift registers are connected as an 8-bit ring counter preloaded with a single 0. As the 0 circulates in the ring counter, it “scans” the keyboard looking for any row that has a key closure. When one is found, a corresponding column line is connected to that row line. The combination of the unique column and row lines identifies the key. The schematic is shown on the following slide…

8-bit ring counter (two cascaded 74195s) 74147s used as keyboard encoders (similar to example from Unit 8 slides) © 2008 Pearson Education