A Floating-Gate Technology for Digital CMOS Processes

Slides:



Advertisements
Similar presentations
Common-Gate (Base) Amplifier and Cascode Circuits
Advertisements

1 Electronic Circuits OP AMPs. 2 Electronic Circuits Operational amplifiers are convenient building blocks that can be used to build amplifiers and filters.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley –
Design and Implementation of VLSI Systems (EN1600) lecture07 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Time Domain Circuits. Passive Filters GND V out R V in C C(dVout/dt) = (V in – V out ) / R  (dV out /dt) = (Vin – Vout)  = R * C Equate currents: GND.
EE130/230M Review Session 1.Small Signal Models for MOSFET/BJT 2.MOS Electrostatics.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.
LDO Regulator John O’Hollaren. StandardQuasi-LDOLDO High Dropout Stability not a problem Medium Dropout Stability a concern Low Dropout Stability is a.
LDO Regulator John O’Hollaren. StandardQuasi-LDOLDO High Dropout Stability not a problem Medium Dropout Stability a concern Low Dropout Stability is a.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
Preamplifiers : BGA 2003 (Silicon MMIC amplifier): In general, the function of a preamp is to amplify a low-level signal to line-level. DESCRIPTION: Silicon.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
MOS Capacitor Lecture #5. Transistor Voltage controlled switch or amplifier : control the output by the input to achieve switch or amplifier Two types.
4. Operational Amplifiers
UNIT -V IC MOSFET Amplifiers.
Nonvolatile memories:
MOS Capacitance Unit IV : GATE LEVEL DESIGN VLSI DESIGN 17/02/2009
Circuit characterization and Performance Estimation
Common Base and Common Collector Amplifiers
Resistors: Sheet resistances are process and material dependent. Typical values: - Gate poly-Si: Rsh= W/□ - High resistivity poly:
The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996.
VLSI System Design DC & Transient Response
Field Effect Transistors: Operation, Circuit Models, and Applications
Floating-Gate Devices / Circuits
DC Characteristics of a CMOS Inverter
DMT 241 – Introduction to IC Layout
The open loop gain of this op-amp is 105 and the bandwidth is 10 Hz
COMMON-GATE AMPLIFIER
Islamic University of Gaza
Examples of Negative Feedback Applications: A) Inverting Amplifiers
What is an Op-Amp Low cost integrating circuit consisting of:
CMOS Inverter First Glance
Field effect Transistors: Operation, Circuit, Models, and Applications
741 Op-Amp Where we are going:.
6.0 Voltage Regulators.
Floating-Gate Circuits
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
More DAC architectures
DAC architectures.
CMOS Technology Flow varies with process types & company
741 Op-Amp Where we are going:.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Day 20: October 17, 2014 Ratioed Logic
Notes on Diodes 1. Diode saturation current:  
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Sample & Hold Circuits CSE598A/EE597G Spring 2006
Digital Integrated Circuits 11: MOS Transistor Design and Modeling
Qualitative Discussion of MOS Transistors
Novel CMOS inverter with linearly adjustable threshold voltage
VLSI Design CMOS Transistor Theory
Chapter 1 and 2 review CMOS Devices and models Fabrication process
Last time Reviewed 4 devices in CMOS Transistors: main device
Prof. Hsien-Hsin Sean Lee
Chapter 1 and 2 review CMOS Devices and models Fabrication process
Introduction to CMOS VLSI Design Lecture 5: DC & Transient Response
VLSI Lay-out Design.
DAC architectures.
V.Navaneethakrishnan Dept. of ECE, CCET
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Last Lecture – MOS Transistor Review (Chap. #3)
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
CMOS Technology Flow varies with process types & company
Lecture #17 (cont’d from #16)
Current Sources Ever wonder how we make one of these?
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Presentation transcript:

A Floating-Gate Technology for Digital CMOS Processes V1 Cf Creates a DC Measurement of classic C-V curves C2 V2 C3 Vout V3 Vref V4 C4 Gain = DVout/ DVin = - C1 / Cf Brought to you by Brad and Paul

Types of Integrated Capacitors Double-Poly Capacitors Well-Based MOS Capacitors n-well + V - Thin oxide n-well + V - Thin oxide

MOS Cap: CV Measurements 5 4.5 4 3.5 3 2.5 Vref = 3.5V Output voltage (V) 2 1.5 Vref = 3.0V 1 Vref = 2.5V 0.5 -1.5 -1 -0.5 0.5 1 Input voltage - Vref (V)

MOS Cap: CV Measurements 4 Accumulation 3.5 3 Depletion 2.5 Capacitance (pF) 2 1.5 1 0.5 -1.5 -1 -0.5 0.5 1 Gate-to-well voltage (V)

MOS Capacitor FG Amplifiers 5 Region 1 Vin Vfg Vdd Vout Vt 4.5 4 Region 2 3.5 Output voltage (V) 3 2.5 Region where both capacitors are acting as linear elements 2 1.5 1.5 2 2.5 3 3.5 4 4.5 5 Input voltage (V)

MOS Capacitor FG Transistor 10-5 Vdd 10-6 Vfg Vin 10-7 10-8 Channel Current (A) Iout Sweep using two inputs: 39.6mV/e-fold 10-9 Vdd 10-10 Sweep using one input: 79.2mV/e-fold Vfg Vin 10-11 Vref Iout 10-12 2 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 3.0 Gate voltage (V)