IBIS [Model Selector] Improvement Proposal

Slides:



Advertisements
Similar presentations
IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.
Advertisements

XPower for CoolRunner™-II CPLDs
Programmable logic and FPGA
Lecture – 7 Basic input and output
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
DDR MEMORY  NEW TCEHNOLOGY  BANDWIDTH  SREVERS, WORKSTATION  NEXT GENERATION OF SDRAM.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
XPower for CoolRunner™ XPLA3 CPLDs. Quick Start Training Overview Design power considerations Power consumption basics of CMOS devices Calculating power.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
1 Chapter 3.2 : Virtual Memory What is virtual memory? What is virtual memory? Virtual memory management schemes Virtual memory management schemes Paging.
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
PROC-1 1. Software Development Process. PROC-2 A Process Software Development Process User’s Requirements Software System Unified Process: Component Based.
Backchannel Issues Walter Katz Signal Integrity Software, Inc. IBIS-ATM April 8, 2014.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
March 2004 At A Glance autoProducts is an automated flight dynamics product generation system. It provides a mission flight operations team with the capability.
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.
VIGNAN'S NIRULA INSTITUTE OF TECHNOLOGY & SCIENCE FOR WOMEN TOOLS LINKS PRESENTED BY 1.P.NAVEENA09NN1A A.SOUJANYA09NN1A R.PRASANNA09NN1A1251.
Win with Technology Leadership. Leap Ahead IBIS Enhancement Priorities: Differential Pins and Measurements as an Example Michael Mirmak Intel Corp. Chair,
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
Components of Mechatronic Systems AUE 425 Week 2 Kerem ALTUN October 3, 2016.
Principles of Information Systems Eighth Edition
V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017
Overview Modern chip designs have multiple IP components with different process, voltage, temperature sensitivities Optimizing mix to different customer.
Chapter 14: Protection Modified by Dr. Neerja Mhaskar for CS 3SH3.
Package Modeling Today
NS Training Hardware.
M1.5 Foundation Tools Xilinx XC9500/XL CPLD
Data Virtualization Demoette… Data Lineage Reporting
OVERVIEW Impact of Modelling and simulation in Mechatronics system
Walter Katz IBIS-ATM December 8, 2015
IBIS Interconnect Task Group December 15, 2015
Managing your IT Environment
Each I/O pin may be configured as either input or output.
ECE 551: Digital System Design & Synthesis
RAILWAY TRACK SNAP NOTIFICATION
Week 4 Object-Oriented Programming (1): Inheritance
CSE 153 Design of Operating Systems Winter 2018
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Introduction to Systems Analysis and Design
IRIS Repair coding: Why and How
Software life cycle models
Introducing the PIC Mid-Range Family and the 16F84A
Lesson 9: GUI HTML Editors and Mobile Web Sites
History and Evolution of CPT Releases
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
Applying Use Cases (Chapters 25,26)
Applying Use Cases (Chapters 25,26)
Pin Reference Concerns Bob Ross, Teraspeed Labs
M. Kezunovic (P.I.) S. S. Luo D. Ristanovic Texas A&M University
CSE 153 Design of Operating Systems Winter 2019
Chapter 1. Introduction to Control System
Lecture 20: Representing Data Elements
History and Evolution of CPT Releases
Ground Recommendations Review of Recent Discussion
IBIS 6.2 Editorial Resolutions
Presentation transcript:

IBIS [Model Selector] Improvement Proposal Michael Schäder Bob Ross EMC Technology Center Teraspeed Labs Paderborn Germany USA European IBIS Summit May 25, 2018 Brest, France

Introduction IBIS Files have become large and more complicated over time Year Description # Components #Models #Pins File Size IBIS Version 1995 4 Mb programmable DRAM controller 1 9 100 142 kb 1.1 1998 MCU 40 MHz, 16-bit, 32 kb 7 169 kb 2.1 2002 512 Mb SDRAM 2 54 52 kb 3.2 2008 1 Gb DDR2 SDRAM 3 33 1,570 kb 4.0 2015 8 GB LPDDR4 SDRAM 4 137 200 - 432 15,550 kb 4.2 (same as above, but power aware models) 28,120 kb 5.0 2017 automotive Ethernet switch 203 128 8.920 kb Even much larger IBIS files exist (biggest seen ~340 MB) Requires a robust editor (e.g., vi, emacs, notepad++) Difficult to handle when modifications or adjustments are required Causes long processing times

Introduction (continued) Issues in application Several components included in a single IBIS file Break down / modify IBIS file so that only the actually required component remains Remove unused components, packages, and models from the original IBIS file Several speed levels, supply voltages, and ODTs are included in a single IBIS file Most often realized by means of [Model Selector]s Ensure the desired models are used in simulation Put the desired model in the first line Make all relevant models available e.g., to enable series simulation with different ODTs EDA tool and simulator dependent Keep only relevant models in the [Model Selector] #192 models #12 supply conditions

Prepare IBIS Files for Simulation Select model or groups of models as needed Requires some more insight into the IBIS file Can be difficult with really large files with many models and large [Model Selector]s EDA software might help May help to break down IBIS data May allow selection of components and models at some stage towards simulation Whatever software is able to do, many users feel uncomfortable digging that much into IBIS and IBIS files

Existing [Model Selector] Description: Used to pick a [Model] from a list of [Model]s for a pin which uses a programmable buffer Example: [Pin] signal_name model_name R_pin L_pin C_pin | 1 RAS0# Progbuffer1 200.0m 5.0nH 2.0pF 2 EN1# Input1 NA 6.3nH NA 4 D1 Progbuffer2 320.0m 3.1nH 2.2pF 6 D2 Progbuffer2 290.0m 3.0nH 2.1pF ... [Model Selector] Progbuffer1 | model_name description OUT_4 4 mA buffer without slew rate control OUT_8 8 mA buffer without slew rate control OUT_4S 4 mA buffer with slew rate control OUT_6S 6 mA buffer with slew rate control | [Model Selector] Progbuffer2 | OUT_6S 6 mA buffer with slew rate control OUT_8S 8 mA buffer with slew rate control OUT_4 4 mA buffer without slew rate control OUT_6 6 mA buffer without slew rate control OUT_8 8 mA buffer without slew rate control

Proposed [Model Group Selector] New IBIS keyword [Model Group Selector] Description: Used to define groups of [Model]s supporting a correlated model selection from a list of models for pins Example I: [Pin] signal_name model_name R_pin L_pin C_pin | 1 RAS0# Progbuffer1 200.0m 5.0nH 2.0pF 2 EN1# Input1 NA 6.3nH NA 4 D1 Progbuffer2 320.0m 3.1nH 2.2pF 6 D2 Progbuffer2 290.0m 3.0nH 2.1pF ... [Model Group Selector] Progbuffer1 | model_name model_group description OUT_4 NO_SRC 4 mA buffer without slew rate control OUT_8 NO_SRC 8 mA buffer without slew rate control OUT_4S SRC 4 mA buffer with slew rate control OUT_6S SRC 6 mA buffer with slew rate control | [Model Group Selector] Progbuffer2 | OUT_6S SRC 6 mA buffer with slew rate control OUT_8S SRC 8 mA buffer with slew rate control OUT_10S SRC 10 mA buffer with slew rate control OUT_4 NO_SRC 4 mA buffer without slew rate control OUT_8 NO_SRC 8 mA buffer without slew rate control Allows to define groups of models, e.g., for different operating conditions Groups are supposed to be consistently defined within an IBIS file and supported across all [Model Group Selector]s

Proposed [Model Group Selector] (continued) New IBIS keyword [Model Group Selector] Example II: [Pin] signal_name model_name R_pin L_pin C_pin | 1 RAS0# Progbuffer1 200.0m 5.0nH 2.0pF 2 EN1# Input1 NA 6.3nH NA 4 D1 Progbuffer2 320.0m 3.1nH 2.2pF 6 D2 Progbuffer2 290.0m 3.0nH 2.1pF ... [Model Group Selector] Progbuffer1 | model_name model_group description OUT_4 NO_SRC_4 4 mA buffer without slew rate control OUT_8 NO_SRC_8 8 mA buffer without slew rate control OUT_4S SRC_L 4 mA buffer with slew rate control OUT_6S SRC_H 6 mA buffer with slew rate control | [Model Group Selector] Progbuffer2 | OUT_6S SRC_L 6 mA buffer with slew rate control OUT_8S SRC_H 8 mA buffer with slew rate control OUT_10S SRC_H 10 mA buffer with slew rate control OUT_4 NO_SRC_4 4 mA buffer without slew rate control OUT_8 NO_SRC_8 8 mA buffer without slew rate control Allows to define operating condition specific sets of models throughout the IBIS file

Proposed [Model Group Selector] (continued) Advantages of [Model Group Selector] Clear mapping of groups of models to operation conditions Enables correlated model selections Allows driving more advanced model selections Allows specifying and using model groups in series simulations Can reduce the need to edit the original IBIS file Can coexist with existing [Model Selector] Propose a BIRD for [Model Group Selector] Depending on the feedback and support Happy to do this with others who want to support the [Model Group Selector]

Further Improvements to Simplify IBIS Application What model makers can do Prepare separate IBIS files for different application conditions Use model names which following an obvious naming schema Use meaningful descriptions in [Model selector]s Make IBIS files consistent with data sheets, e.g., regarding buffer names, packages, signal names, etc. What software vendors can do Not much more – software is almost perfect ☺☺☺ Find smarter ways to present IBIS data for application Allow flexible IBIS configuration with an intuitive user interface

Summary IBIS files grow in size and complexity More data, better data Smarter semiconductors require better modeling Better modeling requires enhanced modeling capabilities (which drives IBIS) Software is often helpful IBIS files can be improved [Model Group Selector] can be a part simplifying IBIS application Can help EDA vendors and model makers, and thus our mutual users

Thank you! Questions?