Software Defined Radio Expanded

Slides:

Advertisements

Similar presentations

Digital Phase Follower -- Deserializer in Low-Cost FPGA

Advertisements

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.

Video transmission using USRP

3. Digital Implementation of Mo/Demodulators

Analog Devices FMCOMMS1-EBZ WINLAB – Rutgers University Date : April 22, 2013 Authors : Prasanthi Maddala,

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.

CDMA Control Channel Traffic Analyzer. 1)Tune Radio 2)Listen to Pilot Channel 3)Listen to Synchronization Channel 4)Transmit Sync data via RS232 5)Listen.

Programmable logic and FPGA

1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.

STARLight PDR 3 Oct ‘01H.1 Miller STARLight Sensor Signal Processing Ryan Miller STARLight Electrical Engineer (734)

High Speed Digital Systems Lab Spring/Winter 2010 Part A final presentation Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of.

Viterbi Decoder: Presentation #1 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder.

Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.

Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.

Digital Radio Receiver Amit Mane System Engineer.

Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.

Multirate Signal Processing

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

Low Cost Radar and Sonar using Open Source Hardware and Software

Matt Waldersen T.J. Strzelecki Rick Schuman Krishna Jharjaria.

The GNU in RADIO Shravan Rayanchu. SDR Getting the code close to the antenna –Software defines the waveform –Replace analog signal processing with Digital.

Data Handling Stephen Kaye Caltech Data Format in Pipeline 16 Bit data from ADC FPGA combines multiple conversions (subtract 5 reset, add.

Developing a SDR Testbed Alex Dolan Mohammad Khan Ahmet Unsal Project Advisor Dr. Aditya Ramamoorthy.

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.

Performed by: Yaron Recher & Shai Maylat Supervisor: Mr. Rolf Hilgendorf המעבדה למערכות ספרתיות מהירות הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל.

Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China

Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China

CONFIDENTIAL Page 1 MICRF505 Summary u Smaller: l Very High Level of Integration l 5x5mm MLF-32 Package u Easier: l Fewer External Components To Select.

Implementing and Optimizing a Direct Digital Frequency Synthesizer on FPGA Jung Seob LEE Xiangning YANG.

Wireless communication Emmanuel Gyebison. Transmission Signals must be converted into digital values, using a circuit called ADC (Analog to Digital Converter),

PentiumPro 450GX Chipset Synthesis Steen Larsen Presentation 1 for ECE572 Nov

Device Interface Board for Wireless LAN Testing

High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Modern FPGA architecture.

Clock Networks and PLLs in Altera’s Stratix III Devices VLSI Systems I Fall 2007 Hamid Abbaalizadeh.

1 of 24 The new way for FPGA & ASIC development © GE-Research.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 1 Some Data Reduction Schemes for MicroBooNe Wu, Jinyuan Fermilab June, 2009.

Data Reduction Schemes for MicroBoone Wu, Jinyuan Fermilab.

Components of Mechatronic Systems AUE 425 Week 2 Kerem ALTUN October 3, 2016.

Issues in FPGA Technologies

DAQ ACQUISITION FOR THE dE/dX DETECTOR

GBT-FPGA 120 MHz Modification Status

Prototyping SoC-based Gate Drive Logic for Power Convertors by Generating code from Simulink models. Researchers Rounak Siddaiah, Graduate Student-University.

Software Defined Radio

Low Cost Radar and Sonar using Open Source Hardware and Software

Digital Down Converter (DDC)

The Totem trigger architecture The LONEG firmware archtecture

Production Firmware - status Components TOTFED - status

Munigala Srinivaas EE-587 (April )

Clock in Digital Systems

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.

Spectrum Sensing with Software Radios

TLK10xxx High Speed SerDes Overview

It has 12 inputs and a dedicated clock input.

Five Key Computer Components

Digital Down Conversion

UNIT-III Pin Diagram Of 8086

Presented by Mohsen Shakiba

VME64x Digital Acquisition Board

TELL1 A common data acquisition board for LHCb

Topics Bus interfaces. Platform FPGAs..

Programmable logic and FPGA

Presentation transcript:

Software Defined Radio Expanded William Mullins, Srinu Munigala, Samir Rawashdeh, Daniel Steinberg EE-587 Dr. Lumpp 22 APR 2008

Software Defined Radio Expanded USRB Motherboard 22 Apr 2008 Software Defined Radio Expanded

Block diagram of the digital down-conversion and decimation stage NOTE: there is effectively a single complex multipler. I.e., I2+jQ2 = (I1+jQ1) * exp(jwt). The effect of the NCO and multiplier are implemented using the CORDIC algorithm. 22 Apr 2008 Software Defined Radio Expanded

Block diagram of the digital up-conversion stage NOTE: there is effectively a single complex multipler. I.e., I2+jQ2 = (I1+jQ1) * exp(jwt). 22 Apr 2008 Software Defined Radio Expanded

RFX2400 transmit signal path In the diagram, G=gain and N=noise figure (dB) at 2.4 GHz 22 Apr 2008 Software Defined Radio Expanded

RFX2400 receive signal path In the diagram, G=gain and N=noise figure (dB) at 2.4 GHz 22 Apr 2008 Software Defined Radio Expanded

The FPGA http://gnuradio.org/trac/wiki/UsrpFPGA Features of the Altera Cyclone EP1C12Q240C8: Les: 12,060 M4k RAM blocks (128 x 36 bits): 52 Total RAM bits: 239,616 PLLs: 2 Maximum user I/O pins: 173 The FPGA runs off a 64MHz clock with every internal component synchronous to that global clock. Due to the relatively high clocking frequency, everything within the FPGA is highly pipelined to achieve the highest speed possible. 22 Apr 2008 Software Defined Radio Expanded

Software Defined Radio Expanded FPGA Block Diagram There are two clocks: one for the USB bus (up to the FIFO) and one for the transmit chain itself. Channel 0 has a loop back facility. The Cascaded Integrator Comb (CIC) interpolation filter rate is controlled by the register FR_INTERP_RATE. The CORDIC transformation is currently disabled in svn HEAD. 22 Apr 2008 Software Defined Radio Expanded

Software Defined Radio Expanded USB Interface Describe how the host communicates with the USRP device? 22 Apr 2008 Software Defined Radio Expanded

Software Defined Radio Expanded Links Schematics and Layouts svn co http://gnuradio.org/svn/usrp-hw/trunk usrp-hw FPGA information page http://gnuradio.org/trac/wiki/UsrpFPGA 22 Apr 2008 Software Defined Radio Expanded