Lab 6 Part I Instructions

Slides:



Advertisements
Similar presentations
Chapter : Digital Modulation 4.2 : Digital Transmission
Advertisements

Welcome to MATLAB DigComm LAB
a By Yasir Ateeq. Table of Contents INTRODUCTION TASKS OF TRANSMITTER PACKET FORMAT PREAMBLE SCRAMBLER CONVOLUTIONAL ENCODER PUNCTURER INTERLEAVER.
EE445S Real-Time Digital Signal Processing Lab Spring 2014 Lecture 15 Quadrature Amplitude Modulation (QAM) Transmitter Prof. Brian L. Evans Dept. of Electrical.
Senior Capstone Project Integration of Matlab Tools for DSP Code Generation ECE Department March 2nd, 2006 Team Members: Kwadwo Boateng and Charles Badu.
1 Lab. 5 Transmit Filtering/Up conversion  Digital processing of analog systems: Analog x(t) y(t) ADC Digital DAC x(t)y(t) h(t) DAC: digital to analog.
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Synchronization in Digital Communication By: Bader Al-Kandari and Josh Mason Advisors: Dr. Thomas L. Stewart, Dr. In Soo Ahn.
© 2002 Pearson Education, Inc. Commercial use, distribution, or sale prohibited. Wireless Communications Principles and Practice 2/e T.S. Rapppaport Chapter.
Carrier-Amplitude modulation In baseband digital PAM: (2d - the Euclidean distance between two adjacent points)
Anthony Gaught Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and Computer Engineering Bradley University, Peoria, Illinois May 7,
Reconfigurable Communication System Design
Chapter 21 Frequency Modulation GMSK Modulation DSP C5000 Copyright © 2003 Texas Instruments. All rights reserved.
Software Defined Radio
EE345S Real-Time Digital Signal Processing Lab Fall 2006 Lecture 16 Quadrature Amplitude Modulation (QAM) Receiver Prof. Brian L. Evans Dept. of Electrical.
Quadrature Amplitude Modulation (QAM) Transmitter
EE682L: Lectures 2 and 3 1 Digital Communications Source Encoder Channel Encoder Digital Modulator Channel Digital Demodulator Channel Decoder Source Decoder.
ECE 448: Lab 6 DSP and FPGA Embedded Resources (Digital Downconverter)
Copyright © 2003 Texas Instruments. All rights reserved. DSP C5000 Chapter 20 Polyphase FIR Filter Implementation for Communication Systems.
Physical Layer Continued. Review Discussed how to design the communication scheme depending on the physical mediums – pulling voltage up and down for.
Modulation - QPSK l Quadrature Phase Shift Keying is effectively two independent BPSK systems (I and Q), and therefore exhibits the same performance but.
Chapter 4 Digital Transmission. 4.#2 4-1 DIGITAL-TO-DIGITAL CONVERSION line coding, block coding, and scrambling. Line coding is always needed; block.
EE445S Real-Time Digital Signal Processing Lab Spring 2014 Lecture 16 Quadrature Amplitude Modulation (QAM) Receiver Prof. Brian L. Evans Dept. of Electrical.
Prof. Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin EE345S Real-Time Digital Signal Processing Lab Fall.
1 Lab. 3 Digital Modulation  Digital modulation: CoderDAC Transmit filter Up- conversion Channel Down- conversion Receive filter ADC ProcessingDetectionDecoder.
Topics discussed in this section:
Chapter : Digital Modulation 4.2 : Digital Transmission
Demonstrations of RDBE-PFB Data Flow. Review the original PFB Data Flow.
1 Lab. 12 Signal transmission with two boards  The system: –Use DSP to conduct processing in this lab. DigitalAnalog a(n)a(n) DigitalAnalog DAC ADC PC.
Case Study (ZigBee): Phase IV Transmitter & Receiver Simulation.
1 Lab. 11 Modulation/demodulation with RF module  The system: Digital Analog  a(n)a(n) Filter Digital Digital filter (SRRC) Digital Analog  Filter Digital.
CHAPTER 4. OUTLINES 1. Digital Modulation Introduction Information capacity, Bits, Bit Rate, Baud, M- ary encoding ASK, FSK, PSK, QPSK, QAM 2. Digital.
Báo cáo đồ án Thông Tin Số (CT386) Nhóm 2: 1.Cao Kim Loan Lâm Quốc Sự Bộ môn Điện Tử Viễn Thông GVHD : TS.Lương Vinh Quốc Danh.
Prof. Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin EE445S Real-Time Digital Signal Processing Lab Spring.
Islam Galal Electrical Engineering Department
Chapter 4: Second generation Systems-Digital Modulation
Dr. Clincy Professor of CS
Lab 7 Instructions You can use g++ on build server, visual studio on local machine or your preferred C++ IDE. Important Note: For your grade, please show.
Simulink Implementation of a Cable Modem
Generating Sinusoidal Signals
LINEAR-PHASE FIR FILTERS DESIGN
Lab 1 Instructions By Yeong Choo and Sam Kanawati
Digital Pulse Amplitude Modulation
Digital Pulse Amplitude Modulation (PAM)
McGraw-Hill Technology Education
Lab 7 Instructions By Yeong Choo and Sam Kanawati
Lab #5.1 Pulse Amplitude Modulation/ BPSK
EE 445S Real-Time Digital Signal Processing Lab Fall 2016
Lab 5 Part II Instructions
Lab 6 Part II Instructions
Telecommunications Engineering Topic 2: Modulation and FDMA
Lab #5.1 Pulse Amplitude Modulation/ BPSK
Quadrature Amplitude Modulation (QAM) Transmitter
Lab 4 Instructions By Yeong Choo and Sam Kanawati
Lab 3 Part III Instructions
EE 445S Real-Time Digital Signal Processing Lab Fall 2013
Lab 3 Part II Instructions
VLSI Programming 2IMN35 Lab 1 Questionnaire
By Yeong Choo and Sam Kanawati
Lab 2 Part II Instructions
Lab 2 Part I Instructions
EE 345S Real-Time Digital Signal Processing Lab Spring 2009
Quadrature Amplitude Modulation (QAM) Transmitter
Instructor: Alexander Stoytchev
McGraw-Hill Technology Education
McGraw-Hill Technology Education
ENEE222 Elements of Discrete Signal Analysis Lab 9 1.
Lab 6: Week 1 Quadrature Amplitude Modulation (QAM) Transmitter
EE 445S Real-Time Digital Signal Processing Lab Fall 2013
Presentation transcript:

Lab 6 Part I Instructions By Yeong Choo and Sam Kanawati The University of Texas at Austin, April 16, 2018

WinDSK Demonstration Connect your DSP board with the PC through the USB-UART Run winDSK8 on the PC, and then follow the instruction on page 302-306 in the real-time DSP book to run the “CommDSK” application Check the result for root raised cosine pulse shape filtering.

Getting the raised cosine filter coefficients in MATLAB Design your pulse shaping filter using ‘rcosine’ command in MATLAB according to the following specifications: Input symbol rate: 2400 Hz (fsym, Fd in Matlab) Output sample rate: 48 kHz (fs, Fs in Matlab) Type of filter: fir/normal Alpha (the excess bandwidth factor): 0.8 (a, r in Matlab) Truncation limit: 4 symbol periods (delay in Matlab)

Show the screenshot in your lab report. DSK implementation Task a): Create a new project with the source files in ../chapter_20/ccs/QPSK_Tx Use the file “impulseModulatedQPSK_ISRs.c”. (Exclude the file “impulseModulatedQPSK_ISRs_revA.c” from build for this task). Run this program and Check the result using oscilloscope. Understand the codes in the file “impulseModulatedBPSK_ISRs.c” based on the explanation in section 20.4.1 of the textbook, RRC pulse shaped QPSK transmitter. Especially understand how the in-phase and quadrature phase components are generated. Show the screenshot in your lab report. Now, try to benchmark this code. Look at the number of clock cycles required to generate the output by inserting two breakpoints. Provide one screenshot on oscilloscope output and one screenshot on clock cycle measurement.

DSK implementation Task b): Now we will modify the code a little bit: In the original code the symbols are generated using the “rand()” function. Now try to generate the random symbols using the scrambler that you created in Lab 4. This time, we will be using the polynomial 1 + D18 + D23. The initial state of the scrambler is 5. Design your own raised cosine filters in MATLAB following the specifications given in slide 3. Export the coefficients into the source file “coeff.c” in the CCS project. Note that the length of the filter is different from what we have in the original code. So please modify the necessary code to make it compatible with the new filters. Run the project, show one screenshots in lab report.

Show the screenshot in your lab report. DSK implementation Task c): Create a new project with the source files in ../chapter_20/ccs/QPSK_Tx Use the file “impulseModulatedQPSK_ISRs_revA.c” instead of “impulseModulatedQPSK_ISRs.c”. Run this program and Check the result using oscilloscope. Understand the codes in the file “impulseModulatedBPSK_ISRs_revA.c” based on the explanation in section 20.4.2 of the textbook, more efficient RRC pulse shaped QPSK transmitter. Show the screenshot in your lab report. Now, try to benchmark this code. Look at the number of clock cycles required to generate the output by inserting two breakpoints. Provide one screenshot on oscilloscope output and one screenshot on clock cycle measurement. Compare this value with the one which you got in Task a).

Please supply ISR code change including new constellations. DSK implementation Task d): Repeat Task a) for 16 QAM. In this case you need to generate 4 random bits, instead of 2 Additionally, you need to write your own look up table for the symbol mapper, analogous to ‘const float QPSK_LUT[4][2]’ used in QPSK. Please refer to Prof. Steven Tretter’s slides at http://users.ece.utexas.edu/~bevans/courses/realtime/lectures/laboratory/c6748winDSK/lab3/index.html to take a look at the constellation diagram of 16 QAM and the associated Gray Coding. Please supply ISR code change including new constellations. Provide one screenshot on oscilloscope output and one screenshot on clock cycle measurement. Task e): Repeat Task b) for 16 QAM. You need to call the PN sequence generator function 4 times to generate 4 random bits.