Electronics: Demod + 4Q FE

Slides:



Advertisements
Similar presentations
Melting Probe IWF-EXP/ÖAW GRAZ Size: 40 x 40 x 195 mm Mass w/o electronics Calculated: 450g Measured: 350g, 3m tether Main Components Cable.
Advertisements

CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
Bandpass Sigma-Delta Modulator Michael Vincent Brian McKinney ECEN5007.
Sample servo diagrams and Bode plots. Acousto optic performance plots Unlock servo Measure gain and phase vs drive input K.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
Potential improvements of the PS 10 MHz cavities driving amplifier G. Favia Acknowledgments: V. Desquiens, F. Di Lorenzo S. Energico, M. Morvillo, C.
Power Stabilization of the 35W Reference System Frank Seifert, Patrick Kwee, Benno Willke, Karsten Danzmann Max-Planck-Institute for Gravitational Physics.
Controlling Systems Using IT (Level 3) Lecture – 1030 Thursday 23/04/2015 Boston College (Rochford Campus)
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Front-end amplifiers for the beam phase loops in the CERN PS Alessandro Meoli (CERN BE/RF/FB) Supervised by Heiko Damerau 21 April CERN.
EKT314/4 Electronic Instrumentation
The tendency to reduce the cost of CVGs results in metallic resonator. In comparison to quartz resonator CVG, it has much lower Q-factor and, as a result,
Electronic Troubleshooting
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
1 Ist Virgo+ review Cascina H. Heitmann Alignment: Virgo+ changes.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
LHC ARC Commissioning report during LS1 Agenda: VRGPE documentation (former VRJGE) Active Penning modification By-Pass Valves modification LHC ARC commissioning.
1 2 nd Virgo+ review, Cascina 17/10/2007 H. Heitmann New Quadrant Diodes New Quadrant Diodes Motivations & Requirements Status & Plans: see Nikhef talk.
Prof R T KennedyPOWER ELECTRONICS 21. Prof R T KennedyPOWER ELECTRONICS 22 Class D audio amplifiers switching - PWM amplifiers -V cc.
Digital Signal Processing and Generation for a DC Current Transformer for Particle Accelerators Silvia Zorzetti.
LNA DC Bias Module Approach Block Diagram Schematic Program Plan
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Calorimeter upgrade meeting – Phone Conference– May 5 th 2010 First prototyping run Upgrade of the front end electronics of the LHCb calorimeter.
1 Op-Amp Imperfections in The Linear Range of Operations Gain and Bandwidth Limitations  Ideal op amps have infinite open-loop gain magnitude (A oL is.
Digital Microfluidics Control System II P Previous state - The previous control system is not self contained and uses a class AB amplifier which.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept and status of the PSD temperature control - Concept of the PSD analog part.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
EXAMPLE 2 – PHOTODIODE A photodiode is a semiconductor device that converts light into current. The current is generated when photons are absorbed in the.
7/20/2016 Subject Name: LINEAR IC’s AND APPLICATIONS Subject Code:10EC46 Prepared By: Aparna.P Department: Electronics and Communication Date:
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Operational amplifier
PADME Front-End Electronics
Cosmic Microwave Technology, Inc.
Figure 3. 1 Op-amp equivalent circuit. The two inputs are 1 and  2
Ch 03 Amplifiers and Signal Processing
Electronic Devices Ninth Edition Floyd Chapter 14.
BIOELECTRONICS 1 Lec 9: Op Amp Applications By
(4) Filters.
ECAL front-end electronic status
Calorimeter Mu2e Development electronics Front-end Review
Basic MOS Amplifiers: DC and Low Frequency Behavior
BI-day 2014, The SEM-grid renovation project Michel Duraffourg
Analog FE circuitry simulation
Analogue Electronics Circuit II EKT 214/4
Electronic Devices Ninth Edition Floyd Chapter 12.
Block Diagram Transmitter Receiver × 2 Transmitter Power Supply ADC
The open loop gain of this op-amp is 105 and the bandwidth is 10 Hz
Status of the CERN chopper.
UNIT-5 Design of CMOS Op Amps.
Wideband, solid-state driven RF systems for PSB and PS longitudinal damper.
Block Diagram Nikon (on-focal ) microscope Electronic Box NI: DAQ card
BCTW calibration status and future
PART 3:GENERATION AND DETECTION OF ANGLE MODULATION
Electronic Circuit-II
Commissioning progress Stefan Hild Ilias WG1 meeting, Sep 2005
Electronics: Demod + 4Q FE
Compilation of Dis-/Advantages of DC-DC Conversion Schemes
Figure 3. 1 Op-amp equivalent circuit. The two inputs are 1 and  2
BESIII EMC electronics
EEG Probe Project Grant G. Connell.
AM-7026 Down Converter-Receiver
Linac Coherent Light Source (LCLS) LLRF Preliminary Design Review LLRF Monitor and Control System September 26, 2005 Ron Akre.
Electronic Circuit-II
Presentation transcript:

Electronics: Demod + 4Q FE 11/16/2018 H. Groenstege

Demodulator boards Design Q2, Q3 2006 Prototype Q1 2007 2+2 Boards Q2 2007 Amplifier (noise) PCB length 8.35 MHz (band filter) Han Voet, VU Amsterdam 11/16/2018 H. Groenstege

4Q FE: outside Dimensions of box roughly the same (50 * 100 * 150 mm). Mounting tube (30 mm) on front. Same connectors and supply and steering voltages. One more Lemo for bias monitoring. New LF outputs. Same detector (YAG 444-4), but rotated to + orientation. Simple overload indication (LEDs). 11/16/2018 H. Groenstege

4Q FE: inside Total redesign (old → new): First stage 2 kV/A → 10 kV/A DC output amp. 5*, roll off at 100 Hz to 1*, passive pole at 35 Hz (if load > 50 kΩ) → cable driver 1*, pole at 100 kHz. Extra LF outputs, 1Hz to 100 kHz. HF outputs amp. 20*, second order high pass 30 kHz, assumed BW 25 MHz → amp. 4*, 800 kHz … 25 MHz. Bias monitor Output with a scale -1/40, -200 V bias gives +5V. Can be connected to the ADC instead of the existing direct feedback from the steering DAC. 11/16/2018 H. Groenstege

Status Components needed for CAD design defined. Detector board, with first stage pre-amp, layout made. Driver board in progress. This board contains the cable drivers, differential amplifiers for the hor. and vert. outputs, bias generation etc. Takes about two more weeks. Production, assembly and test, another ~8 weeks. “Exotic” components ordered. Housing under investigation. 11/16/2018 H. Groenstege

Implementation Plan (updated March 2007) 2006 2007 2008 Tasks and Deliverables 1-3 4-6 7-9 10-12 Tasks Documentation of 4440 modules Design demodulator Test prototype demodulator Design FE Test FE prototype Test QD prototypes Deliverables 3 Spare demodulators 2 Prototypes QD+FE 14 New QD+FE 11/16/2018 H. Groenstege

Questions Remarks on the proposed roll off frequencies? Can the proposed LF output replace the whitening filter? (the amplifications and cut offs can be easily adjusted) More ADC channels are needed in this case. But hard to control variations between channels (especially phase errors) are avoided and compensations (loop stability) are much easier. Should the mounting position be moved from the front ‘pipe’ to the side of the box? Which output (HF or DC) is most noise critical? 11/16/2018 H. Groenstege

Noise The input referenced noise of the first stage is: The input current noise dominates at low frequencies. The input voltage noise, together with the capacitance of the detector diode, shows up at higher frequencies. The current design has a single op-amp per channel with reasonable noise figures. This can be further improved when needed. 11/16/2018 H. Groenstege

Bias The bias voltage will be fully on (-180 V) when -5 V is applied. It is off at 0 V or above. Between 0 and -5 V it reacts proportional. There is a monitor output with a scale -1/40, -200 V bias gives +5V. This can be connected to the ADC instead of the existing direct feedback from the steering DAC. It is not 100% clear whether this exactly how the previous version reacts, but seems to be compatible. 11/16/2018 H. Groenstege