Multi-Bit Differential Signaling Prototype Chip

Slides:



Advertisements
Similar presentations
Physical Layer: Signals, Capacity, and Coding
Advertisements

Digital to Analog Converter By Rushabh Mehta Manthan Sheth.
Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Data Acquisition Risanuri Hidayat.
High Speed Analog Serialization EECS 713 Michael Blecha.
Next Generation Interconnection Technology for High-Performance Computer Systems Jason D. Bakos Department of Computer Science University of Pittsburgh.
Chapter 22 All About SCSI.
Hierarchical Error Correction Codes over Multi-Bit Differential Signaling Jason D. Bakos.
Optoelectronic Multi-Chip Module Demonstrator System Jason D. Bakos Donald M. Chiarulli, Steven P. Levitan University of Pittsburgh, USA.
IC packaging and Input - output signals
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Chapter 8 All About SCSI.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r Astou Thiongane,
Research Plan Jason D. Bakos Optics/Microelectronics Group Department of Computer Science University of Pittsburgh.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
R. Kass US LC Conference 1 Design and Fabrication of a Radiation-Hard 500-MHz Digitizer Using Deep Submicron Technology R. Kass The Ohio State University.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Digitization When data acquisition hardware receives an analog signal it converts it to a voltage. An A/D (analog-to-digital) converter then digitizes.
Mixed Signal Chip LAB.Kyoung Tae Kang Dynamic Offset Cancellation Technique KyoungTae Kang, Kyusun Choi CSE598A/EE597G Spring 2006.
3-2008UP-Copyrights reserved1 ITGD4103 Data Communications and Networks Lecture-11:Data encoding techniques week 12- q-2/ 2008 Dr. Anwar Mousa University.
An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)
Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
High Voltage Power Supply Module Operating in Magnetic Field Output Voltage 2500V ~ 4000V Load Resistance 10 M  ~ Magnetic Field 1.5 tesla Efficiency.
LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.
NET 222: COMMUNICATIONS AND NETWORKS FUNDAMENTALS ( NET 222: COMMUNICATIONS AND NETWORKS FUNDAMENTALS (PRACTICAL PART) Tutorial 4 : Chapter 5 Data & computer.
1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
Source Encoder Channel Encoder Noisy channel Source Decoder Channel Decoder Figure 1.1. A communication system: source and channel coding.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
Technical Report 4 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Tomasz Hemperek, STATUS OF DHPT 1.0 PXD/SVD Workshop 5 th February 2013.
TDA1: Time-encoded Differential Absorption ● TDA1 is a switched-capacitor array (SCA) Wilkinson analog-to-digital (AtoD) converter. It is designed to be.
Analysis of noise immunity at common circuits of the front end parts of high-speed transceivers S.V. Kondratenko NRNU MEPhI ICPPA-2016,
Piero Belforte 2010 : WE WERE PIONEERS, EARLY APPLICATIONS OF DIGITAL WAVE SIMULATORS (CSELT,YEARS 70s)
FF-LYNX: 2010 & H Luca Fanucci Pisa, 14 Giugno 2011.
IC packaging and Input - output signals
Status of DHP prototypes
Setup for automated measurements (parametrization) of ASD2 chip
SAR ADC Input Types TIPL 4003 TI Precision Labs – ADCs
Functional diagram of the ASD
Stateless Combinational Logic and State Circuits
SCSI.
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Francine Lalooses David Lancia Arkadiusz Slanda Donald Traboini
VMM Update Front End ASIC for the ATLAS Muon Upgrade
Upgrade of the ATLAS MDT Front-End Electronics
Test Slab Status CALICE ECAL test slab: what is it all about?
Calorimeter Upgrade Meeting
EMC Electronics and Trigger Review and Trigger Plan
Net 222: Communications and networks fundamentals (Practical Part)
Physical Layer – Part 2 Data Encoding Techniques
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
Overview We were looking at technologies to connect a bunch of nodes
Receiver Circuit Testing
Receiver Circuit Testing
Pulse Amplitude Modulation and Pulse Code Modulation
Multiplexers Anindya IE CSE.
Functional diagram of the ASD
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Physical Layer – Part 2 Data Encoding Techniques
Single rate plateau curve with different gas mixture
Many to one/one to many Types of multiplexing Telephone system
Pulse Amplitude Modulation dan Pulse Code Modulation
Verify chip performance
Presentation transcript:

Multi-Bit Differential Signaling Prototype Chip Student Designers: Jason D. Bakos, Leo Selavo, Amit Gupta Faculty Advisor: Donald M. Chiarulli University of Pittsburgh

Multi-Bit Differential Signaling (MBDS) Alternative to Low Voltage Differential Signaling (LVDS) Code set size Effective bits Uses channel encoding Data encoded with fixed number of 1’s N-choose-M (nCm) encoding Example 4c2 code set: {0011}, {0101}, {0110}, {1001}, {1010}, {1100} Advantages Equivalent noise rejection to LVDS Low switching noise No reference noise Coupled transmission lines Low voltage swing Higher information capacity than LVDS EXAMPLE: 6c3 MBDS channel Equivalent to 8-wire LVDS 25% fewer pads (8 vs. 6 pads) 25% less power (4 vs. 3 1-bits) 125% code capacity (20 codes versus 16) IBM 5HP

Simulation Setup / Results Demonstrator chip includes: MBDS drivers with widths: 2, 4, 6, 8 MBDS receivers with widths: 2, 4, 6, 8 Wire bond/solder balls models Extracted layout 8” coupled striplines Signals sampled here Extracted layout 4c2 channel at 1 Gbps, 500 bit times, scale +/- 600mV 2c1 channel at 1 Gbps, 500 bit times, scale +/- 1 V 8c4 channel at 1 Gbps, 500 bit times, scale +/- 600mV

Chip Testing Termination network at receivers 200 Mbps output with Quad-LVDS Receiver 500 Mbps with Custom LVDS Receivers Experiment 1: Outputs from off-the-shelf LVDS receiver Compatibility with LVDS standard Experiment 2: Outputs from LVDS receivers on chip