7/10/2017 John Podczerwinski, Horatio Li

Slides:



Advertisements
Similar presentations
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
Advertisements

DAQ System  We need to build a clone of the new test stand DAQ that is being put together at D0.
Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Mark Raymond /10/051 Trip-t testing brief status report test setup description - hardware and software some very early results.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
So – You want to learn how to put an article onto the state website. (Note: If you have not done so, you will need to review the web training provided.
F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.
RFID Children’s Game Jared Wilkin Chris Good. What does it Do? A set of stations that when deployed create an active children’s game Each station uses.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.
The MINER A Operations Report All Experimenters Meeting Howard Budd, University of Rochester Aug 5, 2013.
Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.
Yuri Velikzhanin NuTel TV meeting, June 13 (Friday), 2003 Status of electronics for NuTel prototype.
CDR- Digital Audio Recorder/Player Brian Cowdrey Mike Ingoldby Gaurav Raje Jeff Swetnam.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago.
UCLA Group Meeting May 01, 2014 Andrew Peck Shayan Rastegari 1 Updates from Lab Andrew Peck & Shayan Rastegari May 01, 2014.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Helping Patrons Get the Most from Their E-Readers Gary Pilkington and Lesley Daley Kenton County Public Library.
Stored Programs In today’s lesson, we will look at: what we mean by a stored program computer how computers store and run programs what we mean by the.
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
1 AFE IIt/VLSB Update Terry Hart, MICE Tracker Phone Conference September 5, 2007.
1Malcolm Ellis - Tracker Meeting - 28th November 2006 Electronics - Station Acceptance  Hardware: u 1 MICE cryostat with 1 VLPC cassette. u VME crate,
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
REDNet - Status overview Rok Stefanic Ziga Kroflic
The recent history and current state of the linac control system Tom Himel Dec 1,
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
5th March 0718th DCS Workshop1 News on ISEG & WIENER Lionel Wallet, CERN High Voltage, Low Voltage & VME Crate control.
1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.
CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
E. Hazen1 New DCC Status and Plans Jim Rohlf, Eric Hazen, Arno Heister, Phil Lawson, Jason St John, Shouxiang Wu Boston University.
E. Hazen1 New DCC Status and Software issues Eric Hazen, Phil Lawson, Shouxiang Wu, Jim Rohlf, Arno Heister, Jason StJohn Boston University.
Initial check-out of Pulsar prototypes
Status of the FPGA Firmware of the HF FE
A Real Problem What if you wanted to run a program that needs more memory than you have? September 11, 2018.
Sector logic firmware and G-link Merger board designs
Update on CSC Endcap Muon Port Card
VME Bus error A possible error condition for TMB whose firmware has been “misloaded” is to cause Bus Error on VME crate controller (VCC) at power up… Under.
APV Readout Controllers DAQ
Status of the Beam Phase and Intensity Monitor for LHCb
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
“Golden” Local Run: Trigger rate = 28Hz
The University of Chicago
Testbeam Timing Issues.
Next steps – with notes from during the meeting 17 March 2016
Next steps - with notes from during the meeting 24 March 2016
Online Software “To Do” List
University of California Los Angeles
14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.
Timers.
CPM plans: the short, the medium and the long
LearnZillion Notes: --This is your hook. Start with a question to draw the student in. We want that student saying, “huh, how do you do X?” Try to be specific.
Eric Oberla, Hervé Grabas, JF Genat, Sam Meehan
Trigger issues for the CALICE beam test
Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla
ZDD status BESIII Collaboration Meeting, September 2012
Register access problem in Belle2Link
The Trigger Control System of the CMS Level-1 Trigger
Downloading to the NXT requires the correct hardware setup
Presentation transcript:

7/10/2017 John Podczerwinski, Horatio Li ACC Status Update 7/10/2017 John Podczerwinski, Horatio Li

What We’ve Done So Far We’ve spent some time studying Eric Oberla’s old central card firmware. We found and compiled his ACDC DAQ software (some debugging required). We downloaded Mircea’s VME firmware, and flashed it onto the ACC. We then used a VME crate to do some simple things like turn an LED on and off, and read/write registers on the ACC. We have also spent some time studying Mircea’s firmware.

What We Know We know how to tell the ACC to do simple things through a VME crate. We know a bit about the hardware trigger and USB block from the old central card firmware. Eric Oberla has written firmware that should allow for the ACC to be talked to through USB. The ACC we are in possession of has a 25MHz clock rather than a 40MHz clock. Eric Oberla is making an adjustment to the ACDC firmware to adapt to this. The ACC USB firmware and the old central card appear to be very similar, so Eric Oberla’s ACDC DAQ software might also be useful for reading out the ACC. We can’t operate the ACDC without some sort of central card.

What We Don’t Know We are still unsure about the meaning of some of the signals in Eric Oberla’s central card firmware. We haven’t been able to map functionalities from Matt Wetstein’s list to the central card firmware. We are still trying to understand Mircea’s VME firmware. We don’t yet understand the VME software provided by Mircea, or the ACDC DAQ software from Eric’s github.

Goals Short Term: Map elements from Matt’s functionality list to the central card firmware. Gain a better understanding of the VME firmware and software. Gain a better understanding of the ACDC DAQ software. Long Term: Once Eric edits the ACC USB firmware, we’ll try to read out some pulses through USB (i.e. to apply the functionalities from Matt’s list). Add a VME block to Eric Oberla’s ACC USB firmware, and eventually read pulses via VME. Test PSEC4A if it arrives.