ECE 448: Lab 4 VGA Display Mini-Pacman Game.

Slides:



Advertisements
Similar presentations
1 of 24 The new way for FPGA & ASIC development © GE-Research.
Advertisements

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
FPGA Breakout Atari 2600 Video Game FPGA Reproduction
Embedded Systems: Introduction. Course overview: Syllabus: text, references, grading, etc. Schedule: will be updated regularly; lectures, assignments.
ASPPRATECH.
DIGITAL DESIGN WITH VHDL Exercise 1 1Muhammad Amir Yousaf.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
ECE 448: Lab 6 VGA Display (mini chess game). Video Graphic Array (VGA) Resolution: 640x480 Display: 16 colors (4 bits), 256 colors (8 bits) Refresh Rate:
Introduction to Experiment 5 VGA Signal Generator ECE 448 Spring 2009.
1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 1 VGA Synchronization ECE 448 Lecture 9.
ECE FPGA Microprocessor Design Erik Lee, Edward Jones, Emily Kan.
CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).
Graduation project (Hardware Project) Prepared By : Sadiq Al-Haj M.Abu-baker.
ECE 448: Lab 4 VGA Display Mini-Pacman. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
ECE 448: Lab 4 VGA Display. Bouncing Ball.. Organization and Grading.
Computer Engineering 4OI4 Project Proposal James Gurunlian Clarence Ngai
Proposal Presentation Aircraft Combat (MINI Game) Tan Siyu Miao Yun 10/9/2013.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
ECE 448: Lab 5 VGA Display. Breaking-Bricks..
ECE 448: Lab 4 VGA Display The Frogger. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
ECE 448: Lab 4 VGA Display Snake Game. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
LAB #5 Modular Design and Hierarchy using VHDL
Introduction to the FPGA and Labs
Maj Jeffrey Falkinburg Room 2E46E
Programmable Logic Devices
Free Projects For CENG 3430 CENG3430 Free Projects v.7c.
Implementing Combinational
DE2-115 Control Panel - Part I
ATLAS Pre-Production ROD Status SCT Version
VGA Display Part 1 VGA Synchronization
Using Xilinx ChipScope Pro Tools
Instructor: Dr. Phillip Jones
Lab Environment and Miniproject Assignment
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
Overview of Embedded SoC Systems
Getting Started with Programmable Logic
RTL Design Methodology
Figure 9.1 Color CRT and Phosphor Dots on Face of Display.
CENG3430 Rapid Prototyping of Digital Systems
Implementing Combinational and Sequential Logic in VHDL
Lecture 16 PicoBlaze I/O & Interrupt Interface
Figure 1 PC Emulation System Display Memory [Embedded SOC Software]
FPro Bus Protocol and MMIO Slot Specification
Lecture 18 PicoBlaze I/O Interface
ECE 448: Lab 6 Using PicoBlaze Fast Sorting Class Exercise 2.
ECE 448: Spring 2015 Lab 3 FPGA Design Flow Based on Aldec Active-HDL.
Getting Started with Vivado
Snake videogame project proposal
Introduction to VGA Digital Circuit Lab TA: Po-Chen Wu.
Using Fpro SoC with Hardware Accelerators
Implementing Combinational
A small SOPC-based aircraft autopilot system that contains an FPGA with a Nios processor core, a DSP processor, and memory is seen above. The bottom sensor.
Lecture 13 PicoBlaze I/O & Interrupt Interface
RTL Design Methodology Transition from Pseudocode & Interface
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
FPro Video Subsystem: VGA Frame Buffer Core
ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on
RTL Design Methodology Transition from Pseudocode & Interface
Using FPro SoC with customized hardware cores
VGA Display: VGA Synchronization & Pixel Generation
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on
ECE 352 Digital System Fundamentals
(Lecture by Hasan Hassan)
IAS0600 DIGITAL SYSTEMS DESIGN
Presentation transcript:

ECE 448: Lab 4 VGA Display Mini-Pacman Game

Flexibility in the Second Part of the Semester Schedule A: Lab 4: VGA display (2 weeks) – 8 points Lab 5: SW/HW Codesign (2 weeks) – 8 points Lab 6: Logic Analyzer (in class) – 2 bonus points Lab 7: HLS vs. RTL (2 weeks) – 8 points Total: 24+2 points Schedule B: Lab 4: VGA display (3 weeks) – 8 points Lab 5: SW/HW Codesign (3 weeks) – 8 points Lab 6: Logic Analyzer (in class) – 2 bonus points Total: 16+2 points

Flexibility in the Second Part of the Semester Schedule A+: Intended for students who do exceptionally well in the first part of the semester ( ≥ 90% of points for Labs 1-3) An open-ended project proposed by students, the TAs, or the instructor Can be done individually or in groups of two students Schedule: Detailed Specification (1 week) Milestone 1 (2 weeks) Milestone 2 (2 weeks) Final Report & Deliverable (1 week) Total: 25 points

Expected Project Tasks Schedule A+: Use of at least one complex input/output device VGA display Keyboard or Mouse (USB-HID) Ethernet, etc. Use of on-chip embedded resources: BRAMs, DSP units or External on-board memory Soft microcontroller core (e.g. MicroBlaze) 3. (bonus) Use of PMOD Accessory Boards implementing additional functions, e.g., A/D, D/A, motor drivers, sensors, cameras.

Lab 4 Exercises

Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 20, Introduction to the Video System Digilent Basys 3 FPGA Board Reference Manual VGA Port, pages 10-14 ECE 448 – FPGA and ASIC Design with VHDL

Lab 4 Exercise 1 Displaying synchronization signals on the oscilloscope 7

Lab 4 Exercise 1: Tasks Develop a testbench for the circuit, described in the figure on the previous slide. Perform functional simulation, displaying ALL ports of vga_sync component. Synthesize and implement the top-level circuit using provided XDC file Perform timing simulation, displaying ALL ports of vga_sync component. Perform experimental testing using oscilloscope, displaying clk, hsync, vsync. 8

Lab 4 Exercise 2 Resolution: 640x480 Display: 8 colors (3 bits), 16 colors (4 bits), 64 colors (6 bits), 256 colors (8 bits), 1024 colors (10 bits), 4096 colors (12 bits) Refresh Rate: 25Hz, 30Hz, 60Hz (frames / second) 9

Interface

Use of switches

Configuration : 1

Configuration : 2

Configuration : 3

Configuration : 4

Configuration : 5

Configuration : 6

Configuration : 7

Configuration : 8

Specification of coordinates of three objects assuming sw(4)=0

Specification of colors of three objects

Specification of dimensions of the ball

Introduction to Lab 4

Game Characters and Maze 24

Task 1: Displaying the maze (Points: 25%) Maze Color: Blue Color Generator: Selects colors for the background and maze VGA Controller: Sync generator 25 25

Task 2: Displaying Diamonds in four corners (Points:10%) Diamond Color: Magenta The diamonds should be stationary objects placed in four corners shown above. 26

Task 3: Display and create movement of character “Inky” (Points: 15%) Inky should move in the direction shown above 27 27

Task 4: Display and create movement of character “Shadow” (Points:15%) Shadow should move in the direction shown above Shadow and Inky should not collide with each other. 28

Task 5: Introduce “Pacman” (Points:25%) Use four push buttons (BTNU for Up, BTND for Down, BTNL for Left and BTNR for Right movement) to control Pacman’s movement. Pacman should keep moving in one direction until any other button is pressed. The goal of the Pacman is to get all four Diamonds without collision with any of the Ghost characters. 29

Task 5 : Displaying score and number of lives left on VGA display (Points: 10%) Display the score and number of lives on VGA display. Each Diamond carries 200 points. Whenever Pacman eats any of the Diamonds, the count on the VGA display should increment and display the total score. Pacman should have three lives initially. Every collision with Shadow or Inky should result in loss of one life. The count of remaining lives should also be updated on the VGA display . After three such collisions, the game will be over. When Pacman eats all four diamonds, this event should pause the game, and YOU WON should be displayed on the VGA display. 30 30