Abelardo Jara-Berrocal Joseph Antoon Ph.D. Students

Slides:



Advertisements
Similar presentations
CHREC F3: Target Tracking Rafael Garcia 11/26/08.
Advertisements

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
2009 Midyear Workshop F4-09: Virtual Architecture and Design Automation for Partial Reconfiguration All Hands Meeting November 10th, 2009 Dr. Ann Gordon-Ross.
Computer Architecture (EEL4713, Fall 2013) Partial Reconfiguration Not just a half baked job of reconfiguring Rohit Kumar Research Student University of.
Run-Time FPGA Partial Reconfiguration for Image Processing Applications Shaon Yousuf Ph.D. Student NSF CHREC Center, University of Florida Dr. Ann Gordon-Ross.
Reconfigurable Computing (EEL4930/5934) Partial Reconfiguration Not just a half baked job of reconfiguring Rohit Kumar Joseph Antoon Research Students.
A self-reconfiguring platform Brandon Blodget,Philip James- Roxby, Eric Keller, Scott McMillan, Prasanna Sundararajan.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
HTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs + Also Affiliated with NSF Center for High- Performance Reconfigurable Computing.
Ultrasonic signal processing platform for nondestructive evaluation (NDE) Raymond Smith Advisors: Drs. In Soo Ahn, Yufeng Lu May 6, 2014.
Laboratory for SoC design TEMPUS meeting Niš,
Directors Prof. Dr.-Ing. K.D. Müller-Glaser Prof. Dr.-Ing. J. Becker Prof. Dr. rer. nat. W. Stork Institute for Information Processing Technology.
Configurable System-on-Chip: Xilinx EDK
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
Virtual Architecture For Partially Reconfigurable Embedded Systems (VAPRES) Architecture for creating partially reconfigurable embedded systems Module.
Bitstream Relocation with Local Clock Domains for Partially Reconfigurable FPGAs Adam Flynn, Ann Gordon-Ross, Alan D. George NSF Center for High-Performance.
Winter 2013 Independent Internet Embedded System - Final A Preformed by: Genady Okrain Instructor: Tsachi Martsiano Duration: Two semesters
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.
Digital Camera Chad Hantak COMP December 12, 2003.
Benefits of Partial Reconfiguration Reducing the size of the FPGA device required to implement a given function, with consequent reductions in cost and.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
Prof. JunDong Cho VADA Lab. Project.
Partially Reconfigurable System-on-Chips for Adaptive Fault Tolerance Shaon Yousuf Adam Jacobs Ph.D. Students NSF CHREC Center, University of Florida Dr.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
Embedded Systems Seminar (EEL6935, Spring 2013) Partial Reconfiguration Not just a half baked job of reconfiguring Rohit Kumar Research Student University.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
DAPR: Design Automation for Partially Reconfigurable FPGAs Shaon Yousuf Ph.D. Student NSF CHREC Center, University of Florida Dr. Ann Gordon-Ross Associate.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
StreamBlade TM StreamBlade TM Applications Rev 1.2.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Design Framework for Partial Run-Time FPGA Reconfiguration Chris Conger, Ann Gordon-Ross, and Alan D. George Presented by: Abelardo Jara-Berrocal HCS Research.
Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks Rafael Garcia, Dr. Ann Gordon-Ross, Dr. Alan.
Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs + Also Affiliated with NSF Center for High- Performance.
Design of the New Handy Board for Robotics Using the NI LabVIEW Embedded Module for ADI Blackfin Processor Fred Martin, Assistant Professor, Computer Science.
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
Wang-110 D/MAPLD SEU Mitigation Techniques for Xilinx Virtex-II Pro FPGA Mandy M. Wang JPL R&TD Mobility Avionics.
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
Floating-Point Divide and Square Root for Efficient FPGA Implementation of Image and Signal Processing Algorithms Xiaojun Wang, Miriam Leeser
FPGA Partial Reconfiguration Presented by: Abelardo Jara-Berrocal HCS Research Laboratory College of Engineering University of Florida April 10 th, 2009.
M. ALSAFRJALANI D. DZENITIS Runtime PR for Software Radio 2/26/2010 UFL ECE Dept 1 PARTIAL RECONFIGURATION (PR)
Real-Time Performance Analysis of Adaptive Link Rate Baoke Zhang, Karthikeyan Sabhanatarajan, Ann Gordon-Ross*, Alan D. George* This work was supported.
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
VAPRES A Virtual Architecture for Partially Reconfigurable Embedded Systems Presented by Joseph Antoon Abelardo Jara-Berrocal, Ann Gordon-Ross NSF Center.
Acceleration of the Retinal Vascular Tracing Algorithm using FPGAs Direction Filter Design FPGA FIREBIRD BOARD Framegrabber PCI Bus Host Data Packing Design.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
SCORES: A Scalable and Parametric Streams-Based Communication Architecture for Modular Reconfigurable Systems Abelardo Jara-Berrocal, Ann Gordon-Ross NSF.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
ECE 554 Miniproject Spring
H-RORC HLT-Meeting CERN 02/06/05 Torsten Alt KIP Heidelberg.
17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Cloudland Instruments Hawkeye Software Snapshot March10th, 2016.
Back-end Electronics Upgrade TileCal Meeting 23/10/2009.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Automated Software Generation and Hardware Coprocessor Synthesis for Data Adaptable Reconfigurable Systems Andrew Milakovich, Vijay Shankar Gopinath, Roman.
Runtime Temporal Partitioning Assembly to Reduce FPGA Reconfiguration Time Abelardo Jara-Berrocal, Ann Gordon-Ross HCS Research Laboratory College of Engineering.
An Automated Hardware/Software Co-Design
Presenter: Darshika G. Perera Assistant Professor
COEN 421- Embedded System and Software Design
CoBo - Different Boundaries & Different Options of
Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch
RECONFIGURABLE PROCESSING AND AVIONICS SYSTEMS
Aurelio Morales-Villanueva and Ann Gordon-Ross+
Shaon Yousuf Ph.D. Student NSF CHREC Center, University of Florida
Technical Communication Skills Practicum
University of Florida, Gainesville, Florida, USA
Dynamic Partial Reconfiguration of FPGA
Introduction to Partial Reconfiguration
Presentation transcript:

Seamless Hardware Module Swapping for Partially Reconfigurable Stream Processing Systems Abelardo Jara-Berrocal Joseph Antoon Ph.D. Students NSF CHREC Center, University of Florida Dr. Ann Gordon-Ross Assistant Professor of ECE

Adaptive Embedded Systems Analysis Basic Kalman filter Constant-gain Kalman filter Slices (VLX25) 1033 (9%) 280 (2%) Throughput 21 clocks/sample 8 clocks/sample Max. clock 156.2 MHz 71.4 MHz Power 0.08092 W 0.06118 W Adaptive behavior is critical to embedded systems Power management Fault tolerance Changing environment Partial Reconfiguration enables such behavior in hardware Allows reconfiguration of an FPGA region without disturbing operation May be used to swap peripherals for a reconfigurable system on a chip Demonstration: adaptive target tracking Tracks a target with a basic, or low-power constant-gain Kalman filter Adaptively switches to the low-power filter when the target is slow Filter output Repository of Kalman filters ICAP Constant gain Basic Filter A Central Controlling Agent PRR Sensor Coverage Area Target 1 Target 2 Target 0 External Trigger

Seamless Filter Swapping in VAPRES Region 2 PR Socket MicroBlaze™ Processor Switch 2 IF MACS IO Module O I Filter A Filter B Reconfiguration is downtime Seamless swapping allows the system to keep functioning while reconfiguring Prevents downtime-related errors Steps for seamless filter swapping Filter A operation Filter A gain tested Filter B loaded Presend B data A flags IOM when done A sends state to MicroBlaze MicroBlaze initializes B IOM flags B to begin Filter B operation MicroBlaze™ Processor PR Socket * IO Module O I PR Region 2 Filter B PR Region 2 Filter A * * * * * * * * * * * Switch 2 IF MACS

Camera Interface Image 1 channel each direction Experimental Setup Low-power adaptive target tracking of a ball using a camera and seamless filter swapping MicroBlaze IOM Camera Interface Image Decoder PRR 1 constant gain Kalman Filter PRR 2 variable gain Kalman MACS Interconnect 3 switches 1 channel each direction Equipment Target Ball on cloth backdrop C3188A camera module Omnivision OV7620 sensor 640x480 color 16-bit raw YUV interface Xilinx ML401 FPGA board Virtex-4 LX25 FPGA 64MB DDR SDRAM Y X

QUESTIONS? This work was supported in part by the I/UCRC Program of the National Science Foundation under Grant No. EEC-0642422. We also gratefully acknowledge tools provided by Xilinx.