14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.

Slides:

Advertisements

Similar presentations

18 Bit ADC Status Collaboration meeting May 18, 2007.

Advertisements

Mircea BogdanJuly 11, Crosstalk Test on CsI Front-End Cable Rev.B The University of Chicago.

1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

Service Board Production Test Rafael Nobrega LHCb Roma1.

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.

Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.

TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.

Introduction We propose a design of Level-1 trigger and readout chain for the upcoming J-Parc experiment that supports trigger rates in excess of 100 KHz.

Proposal for a barrel prototype H. Álvarez-Pol, J. Benlliure, E. Casarejos, D. Cortina, I. Durán, M. Gascón Status of the USC 27 th September

Update on Electronics Activities Jim Pilcher University of Chicago 20-Jan-2006.

SiLC Front-End Electronics LPNHE Paris March 15 th 2004.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

Performance of SPIROC chips in SKIROC mode

Mark Raymond /10/051 Trip-t testing brief status report test setup description - hardware and software some very early results.

Status of Detector Prototype (for Hawaii meeting at Big Island) August 24, 2002 Yee Bob Hsiung For Koji Ueno, Yuri Velikzhanin Yanan Guo and Eddie Huang.

A 72 Channel 125 MSPS Analog-to-Digital Converter Module for Drift Chamber Readout for the GlueX Detector G. Visser 1, D. Abbot 2, F. Barbosa 2, C. Cuevas.

Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)

Derandomiser block E.Atkin, A.Kluev MEPhI,A.Voronin SINP MSU.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.

Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.

1 FTK Rear Transition Module Mircea Bogdan The University of Chicago March 9, 2015 Production Readiness Review.

Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,

First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.

11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.

1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.

L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.

Forward Calorimeter Layer Sum Boards Phase I Upgrade LAr Internal Review J. Rutherfoord 29 May 2015.

Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,

1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.

Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.

SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.

Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.

Update on Electronics shaper noise Valerio Bocci INFN Roma INFN Perugia: Andrea Papi INFN Roma: Valerio Bocci,Luigi Recchia,Marco Vignati INFN Roma3: Paolo.

Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.

1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.

A high speed 10 to 12 bits pipe line ADC, design proposal for ECAL

1 PARISROC2 ADC Measurements A. EL BERNI 28/05/2010.

Update on Electronics Activities

DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &

UMAC 구성예 (1) ▪ CPU (w/ WD Board) - Ethernet (TCP/IP)

14-BIT Custom ADC Board Rev. B

Calorimeter Mu2e Development electronics Front-end Review

on behalf of the AGH and UJ PANDA groups

Readiness of the TPC P. Colas What is left before final design?

Cluster Block Status Report

High speed pipelined ADC + Multiplexer for CALICE

TDC Testing Status Edge Detector test for up to 7 hits per channel:

New 500 MSa/s 12 bit FADC in VME Sangyeol Kim Notice Co., Ltd.

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

The University of Chicago

14-BIT, 125MHz ADC Module Pedestal Subtraction Mircea Bogdan

14-BIT Custom ADC Board JParc-K Collaboration Meeting

EUDET – LPC- Clermont VFE Electronics

LLRF and Beam-based Longitudinal Feedback Readiness

LCLS Timing Outline Scope The order of things

The next 7 slides is what Bill’s simulation shows.

JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

Changes from TDC Rev.B to TDC-VME64

LCLS Timing Outline Scope The order of things

2 Ball-Grid Array FPGA’s

Project Sublimity Audio Stereo Class-D Audio Amplifier

Status of TTF HOM Project Aug 9, 2005

The CMS Tracking Readout and Front End Driver Testing

Preliminary tests and results on the TDC

Beam Beam electronics Block diagram disc gated disc gate disc gated

The QUIET ADC Implementation

Pole Position Student Points Time

Presentation transcript:

14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago

First Prototype with 3 channels stuffed. 14-Bit, 125MHz ADC Board First Prototype with 3 channels stuffed.

14-Bit, 125MHz ADC Board - Testing

Simulation - Shaper In and Out Scope Plots - Shaper In and Out 14-Bit, 125MHz ADC Board Preliminary Testing Results: 10-Pole Shaper Linear Input Pulse Simulation - Shaper In and Out VME Acquisitions with new ADC Board Scope Plots - Shaper In and Out

10-Pole CsI/PMT Simulation Results 14-Bit, 125 MHz ADC Board 10-Pole CsI/PMT Simulation Results

Conclusions Will continue work, and stuff two full boards; So far, so good.