An NP-Based Router for the Open Network Lab Hardware

Slides:



Advertisements
Similar presentations
Engineering Patrick Crowley, John DeHart, Mart Haitjema, Fred Kuhns, Jyoti Parwatikar, Ritun Patney, Jon Turner, Charlie Wiseman, Mike Wilson, Ken Wong,
Advertisements

Linux Clustering A way to supercomputing. What is Cluster? A group of individual computers bundled together using hardware and software in order to make.
Real-Time Video Analysis on an Embedded Smart Camera for Traffic Surveillance Presenter: Yu-Wei Fan.
CS 213 Commercial Multiprocessors. Origin2000 System – Shared Memory Directory state in same or separate DRAMs, accessed in parallel Upto 512 nodes (1024.
Efficient IP-Address Lookup with a Shared Forwarding Table for Multiple Virtual Routers Author: Jing Fu, Jennifer Rexford Publisher: ACM CoNEXT 2008 Presenter:
IXP1200 Microengines Apparao Kodavanti Srinivasa Guntupalli.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
Performance Analysis of the IXP1200 Network Processor Rajesh Krishna Balan and Urs Hengartner.
©UCB CS 162 Computer Architecture Lecture 2: Introduction & Pipelining Instructor: L.N. Bhuyan
Network Processors and Web Servers CS 213 LECTURE 17 From: IBM Technical Report.
Project Cysera Hardware Configuration Drafted by Zoebir Bong.
Prepared by Careene McCallum-Rodney Hardware specification of a computer system.
A Scalable, Cache-Based Queue Management Subsystem for Network Processors Sailesh Kumar, Patrick Crowley Dept. of Computer Science and Engineering.
John DeHart ONL NP Router Block Design Review: Lookup (Part of the PLC Block)
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
Washington WASHINGTON UNIVERSITY IN ST LOUIS Control Fred Kuhns Applied Research laboratory Department of Computer.
High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.
Memory  Main memory consists of a number of storage locations, each of which is identified by a unique address  The ability of the CPU to identify each.
1 TM The ARM Architecture - 1 Embedded Systems Lab./Honam University ARM Architecture SA-110 ARM7TDMI 4T 1 Halfword and signed halfword / byte support.
1 - Charlie Wiseman - 05/11/07 Design Review: XScale Charlie Wiseman ONL NP Router.
Asis AdvancedTCA Class Front blades and RTM FRU stand for Field Replaceable Unit, front blade is a third party blade (must be ATCA compliant), that the.
IXP Lab 2012: Part 1 Network Processor Brief. NCKU CSIE CIAL Lab2 Outline Network Processor Intel IXP2400 Processing Element Register Memory Interface.
Computer Systems. This Module Components Home PC Inputs Processor Memory Motherboards Auxiliary Storage Outputs.
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Intel ® IXP2XXX Network Processor Architecture and Programming Prof. Laxmi Bhuyan Computer Science UC Riverside.
Computer Hardware – Part 2 Basic Components V.T. Raja, Ph.D., Information Management Oregon State University.
John DeHart An NP-Based Router for the Open Network Lab Memory Map.
Computer Performance. Hard Drive - HDD Stores your files, programs, and information. If it gets full, you can’t save any more. Measured in bytes (KB,
Team 6. Guitar Audio Amplifier Audio Codec DSP Wireless Adapter Motor Array PC LCD Display LED Arrays Pushbutton or RPG Input Device
John DeHart Netgames Plugin Issues. 2 - JDD - 6/13/2016 SRAM ONL NP Router Rx (2 ME) HdrFmt (1 ME) Parse, Lookup, Copy (3 MEs) TCAM SRAM Mux (1 ME) Tx.
Router is a device which provides communication possible between two or more different networks. To allow communication between two or more different.
Router Set Up Instruction
Brief introduction about “Grid at LNS”
Supercharged PlanetLab Platform, Control Overview
Joint AGLT2-MWT2 Networking meeting
Computer System Laboratory
Implementation of Embedded OS
DHH progress report Igor Konorov TUM, Physics Department, E18
The Train Builder Data Acquisition System for the European-XFEL
ARM Architecture T 5TE 5TEJ Improved ARM/Thumb Interworking
QuickPath interconnect GB/s GB/s total To I/O
HISTORY OF MICROPROCESSORS
SCD: TCAM Library Fred Kuhns Applied Research Laboratory
Design of a Diversified Router: Memory Usage
Design of a Diversified Router: TCAM Usage
An NP-Based Router for the Open Network Lab
Design of a Diversified Router: Model and System Overview
A Proposed Architecture for the GENI Backbone Platform
ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department
An NP-Based Router for the Open Network Lab
An NP-Based Router for the Open Network Lab Overview by JST
Supercharged PlanetLab Platform, Control Overview
Next steps for SPP & ONL 2/6/2007
IXP Based Router for ONL: Architecture
An NP-Based Router for the Open Network Lab
Fiber Optics System UTA’s Computer Network
Planet Lab Demo IP Address Map
Radisys 7010 NPU Routing for Shared Metarouter Cards
QM Performance Analysis
Design of a Diversified Router: November 2006 Demonstration Plans
Lec 11 – Multicore Architectures and Network Processors
Design of a Diversified Router: Memory Usage
Apparao Kodavanti Srinivasa Guntupalli
Implementing an OpenFlow Switch on the NetFPGA platform
IXP Based Router for ONL: Architecture
NS Training Hardware.
Towards Effective Packet Classification
Design of a Diversified Router: Project Management
Presentation transcript:

An NP-Based Router for the Open Network Lab Hardware John DeHart

Hardware Promentum™ ATCA-7010 (NP Blade): Two Intel IXP2850 NPs 1.4 GHz Core 700 MHz Xscale Each NPU has: 3x256MB RDRAM, 533 MHz 3 Channels Address space is striped across all three. 4 QDR II SRAM Channels Channels 1, 2 and 3 populated with 8MB each running at 200 MHz 16KB of Scratch Memory 16 Microengines Instruction Store: 8K 40-bit wide instructions Local Memory: 640 32-bit words TCAM: Network Search Engine (NSE) on SRAM channel 0 Each NPU has a separate LA-1 Interface Part Number: IDT75K72234 18Mb TCAM Rear Transition Module (RTM) Connects via ATCA Zone 3 10 1GE Physical Interfaces Supports Fiber or Copper interfaces using SFP modules.

Hardware ATCA Chassis NP Blade RTM

NP Blades

ONL Router Architecture Each NPU is one 5-port Router ONL Chassis has no switch Blade 1Gb/s Links on RTM connect to external ONL switch(es) / 5x1Gb/s NPUA / 5x1Gb/s SPI NPUB RTM 7010 Blade

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.