Demonstration of a High Performance Active Router DARPA Demo - 9/24/99

Slides:



Advertisements
Similar presentations
Engineering Patrick Crowley, John DeHart, Mart Haitjema, Fred Kuhns, Jyoti Parwatikar, Ritun Patney, Jon Turner, Charlie Wiseman, Mike Wilson, Ken Wong,
Advertisements

NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
1 o Two issues in practice – Scale – Administrative autonomy o Autonomous system (AS) or region o Intra autonomous system routing protocol o Gateway routers.
Supercharging PlanetLab A High Performance,Multi-Alpplication,Overlay Network Platform Reviewed by YoungSoo Lee CSL.
© 2009 Cisco Systems, Inc. All rights reserved. SWITCH v1.0—4-1 Implementing Inter-VLAN Routing Deploying Multilayer Switching with Cisco Express Forwarding.
An Overview of Software-Defined Network Presenter: Xitao Wen.
Jon Turner Extreme Networking Achieving Nonstop Network Operation Under Extreme Operating Conditions.
Traffic Management - OpenFlow Switch on the NetFPGA platform Chun-Jen Chung( ) SriramGopinath( )
Research Gísli Hjálmtýsson - AT&T Research - 1 Programmable Networks of Tomorrow (Pronto): The Programmable Interface of Pronto.
An Overview of Software-Defined Network Presenter: Xitao Wen.
Department of Electrical and Computer Engineering Kekai Hu, Harikrishnan Chandrikakutty, Deepak Unnikrishnan, Tilman Wolf, and Russell Tessier Department.
Chapter 4 Queuing, Datagrams, and Addressing
Jon Turner (and a cast of thousands) Washington University Design of a High Performance Active Router Active Nets PI Meeting - 12/01.
Washington WASHINGTON UNIVERSITY IN ST LOUIS How to Implement the WaveVideo Plugin in an MSR Router.
Traffic Management - OpenFlow Switch on the NetFPGA platform Chun-Jen Chung( ) Sriram Gopinath( )
TO p. 1 Spring 2006 EE 5304/EETS 7304 Internet Protocols Tom Oh Dept of Electrical Engineering Lecture 9 Routers, switches.
Applied research laboratory David E. Taylor Users Guide: Fast IP Lookup (FIPL) in the FPX Gigabit Kits Workshop 1/2002.
Univ. of TehranAdv. topics in Computer Network1 Advanced topics in Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Control Processor Switch Fabric ATM Switch Core Port Processors FPX SPC LC IPPOPP FPX SPC LC IPPOPP FPX SPC LC IPPOPP FPX SPC LC IPPOPP FPX SPC LC IPPOPP.
Router Architecture Overview
January 9, 2001 Router Plugins (Crossbow) 1 Washington WASHINGTON UNIVERSITY IN ST LOUIS Router Plugins (Formerly Crossbow) A Software Architecture for.
Univ. of TehranAdv. topics in Computer Network1 Advanced topics in Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
June 2000 MSR Design 1 Washington WASHINGTON UNIVERSITY IN ST LOUIS The Washington University Active Network Software Framework John DeHart Washington.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
Lecture 13: Reconfigurable Computing Applications October 10, 2013 ECE 636 Reconfigurable Computing Lecture 11 Reconfigurable Computing Applications.
1 © 2003, Cisco Systems, Inc. All rights reserved. CCNP 1 v3.0 Module 1 Overview of Scalable Internetworks.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Washington WASHINGTON UNIVERSITY IN ST LOUIS 1 DTI Visit - John DeHart- 4/25/2001 Agenda l WU/ARL Background – John DeHart (15 minutes) l DTI Background.
July 12th 1999Kits Workshop 1 Active Networking at Washington University Dan Decasper.
55th IETF GSMP WG, Atlanta 1 General Switch Management Protocol (GSMP) v3 for Optical Support 55 th IETF GSMP WG, Atlanta Jun Kyun Choi
Spring 2000CS 4611 Router Construction Outline Switched Fabrics IP Routers Extensible (Active) Routers.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
A Scalable High-Performance Active Network Node Dan S. Decasper and Bernhard Plattner, EETH Zurich Guru M. Parulkar, Sumi Chai, John D. Dehart, and Tilman.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Assignment 1  Chapter 1:  Question 11  Question 13  Question 14  Question 33  Question 34  Chapter 2:  Question 6  Question 39  Chapter 3: 
Graciela Perera Department of Computer Science and Information Systems Slide 1 of 18 INTRODUCTION NETWORKING CONCEPTS AND ADMINISTRATION CSIS 3723 Graciela.
Chapter 3 Part 3 Switching and Bridging
6. The Open Network Lab Overview and getting started
Network Environment Management
ASYNCHRONOUS TRANSFER MODE(ATM) Sangram Sekhar Choudhuri
Part III Datalink Layer 10.
Packet Switching Outline Store-and-Forward Switches
© 2002, Cisco Systems, Inc. All rights reserved.
Chapter 4: Network Layer
Network Environment Management
Chapter 3 Part 3 Switching and Bridging
Using the Open Network Lab
CS 1652 The slides are adapted from the publisher’s material
Chapter 5 The Network Layer.
The Open Network Lab Ken Wong Applied Research Laboratory Computer Science and Engineering Department
Microprocessor & Assembly Language
Network Core and QoS.
Bridges and Extended LANs
Active Networking at Washington Univ.
Packet Switch Architectures
Layered Protocol Wrappers Design and Interface review
Part III Datalink Layer 10.
Chapter 4 Network Layer Computer Networking: A Top Down Approach 5th edition. Jim Kurose, Keith Ross Addison-Wesley, April Network Layer.
1 Multi-Protocol Label Switching (MPLS). 2 MPLS Overview A forwarding scheme designed to speed up IP packet forwarding (RFC 3031) Idea: use a fixed length.
Chapter 3 Part 3 Switching and Bridging
EEC4113 Data Communication & Multimedia System Chapter 1: Introduction by Muhazam Mustapha, July 2010.
IP Forwarding Relates to Lab 3.
Reference Router on NetFPGA 1G
16EC Computer networks unit II Mr.M.Jagadesh
NetFPGA - an open network development platform
An Engineering Approach to Computer Networking
Chapter 4: Network Layer
Packet Switch Architectures
Network Core and QoS.
Presentation transcript:

Demonstration of a High Performance Active Router DARPA Demo - 9/24/99 Dan Decasper, John DeHart, Ralph Keller, Jonathan Turner, Sumi Choi and Tilman Wolf Washington University, Applied Research Lab http://www.arl.wustl.edu/arl/ (best viewed in presentation mode) Jonathan Turner - 11/17/2018

Motivation Technology advances adding new functionality to internet routers. logic capabilities growing much faster than IO packet classification, per flow queueing becoming common single chip packet processing engines with 16 processors now becoming available Application-specific processing in routers could become routine. active networking is one way to exploit trend alternative model signalling and resource reservation packet classification and flow-specific routing Key challenge is application software. Need better experimental platforms for researchers.

Towards an Open Internet Router Modular components. ability to swap components - both hardware and software routing, signalling, management software address lookup and packet classification queueing and packet scheduling open, documented and straightforward interfaces Dynamic insertion of application-specific processing. active networking model and others High performance. gigabit links and scalability to large numbers of ports packet processing rates of at least a million/second per link application-specific processing on large fraction of traffic need credible demonstrations to influence commercial practice

Active Router Hardware Control Processor global coordination & control routing protocols build routing tables and other information needed by SPCs first level code server reprogrammable for active processing ANPEs IPPs LCs Switch OPPs CP AN Processing Element APIC Pentium Sys. FPGA 32-64 MB Cache NB Input Port Processor VCI OUT

Cell Processing ANPEs IPPs LCs Switch OPPs CP 3 4 6 4

Packet Processing Switch ANPEs IPPs LCs OPPs CP Sys. FPGA APIC Pentium Cache NB 9 2 6 Sys. FPGA APIC Pentium Cache NB 9

Principal Data Flows Through PE Kernel Packet Classification and Routing Packet + Flow Id IPv4/6 Header Processing IP Packets Plain Packets Kernel Plugins Active Packets . . . Active Function Dispatcher Driver Packet Scheduler Driver . . . . . . SAPF Packet Selector/ Dispatcher . . . . . . . . . Resource Controller Std. proc. for “plain” IP packets. classification & routing, header processing, output queueing Active packets move through configured kernel plugins. active function dispatcher passes packets to instances of plugin objects instantiates objects or triggers download of plugin class, as needed streamlined processing of SAPF packets using pre-established state

System Level Software Organization anetd Java VM ANTS Active Plugin Loader Plugin Requestor Plugin DB Controller Policy Controller Security Gateway ANN Manager Plugin DB Key DB Routing & Signalling Control Processor Kernel Code Server Active Code DB Security & Policy Controller Switch Fabric Processing Elements . . . Policy Rules

Physical Configuration SE Processor Module APIC System FPGA Connectors Optoelectronics Transmission Coder & Decoder Fiber jumper to front panel Main Circuit Board

Active Congestion Control for Video Based on wavelet-based encoding method (WaveVideo) up to hundreds of distinct frequency subbands (33) low frequencies: general image definition high frequencies: image details Active WaveVideo plugin detects congestion discards packets in high frequency subbands first Better performance than layered multicast requires large number of multicast groups reacts too slowly to congestion ( several seconds)

WaveVideo Scaling 33011 bytes (33) 25239 bytes (30) 17179 bytes (27)

“Logical” Demonstration Configuration Video Display 1 Video Display 2 Video Display 3 P Video Source ANPE ANPE Cross Traffic Source 1 Cross Traffic Source 2 Cross Traffic Sink Code Server Key Server

Video Performance (light cross traffic) Original Video “Plain” Queueing Active Queueing MPEG video player required for playback.

Video Performance (heavy cross traffic) Original Video “Plain” Queueing Active Queueing MPEG video player required for playback.

Demo Instrumentation (simplified) no loss plain queueing high frequency subbands low frequency subbands grey level shows amount of data received white: nothing received black: everything received active dropping time

Demonstration Start Video Source Cross Traffic Source 1 Video Display 1 Video Display 2 Video Display 3 Cross Traffic Sink Cross Traffic Source 2 Code Server Key Server ANPE

Light Cross Traffic - “Plain” Queueing Video Source Cross Traffic Source 1 Video Display 1 Video Display 2 Video Display 3 Cross Traffic Sink Cross Traffic Source 2 Code Server Key Server ANPE

Light Cross Traffic - “Plain” Queueing First Display (no cross traffic) Second Display (with cross traffic) Third Display (with cross traffic)

Heavy Cross Traffic - “Plain” Queueing Video Source Cross Traffic Source 1 Video Display 1 Video Display 2 Video Display 3 Cross Traffic Sink Code Server Key Server ANPE Cross Traffic Source 2

Heavy Cross Traffic - “Plain” Queueing First Display (no cross traffic) Second Display (light cross traffic) Third Display (heavy cross traffic)

Light Cross Traffic - Active Queueing Video Source Cross Traffic Source 1 Video Display 1 Video Display 2 Video Display 3 Cross Traffic Sink Cross Traffic Source 2 Code Server Key Server ANPE P

Light Cross Traffic - Active Queueing First Display (no cross traffic) Second Display (with cross traffic) Third Display (with cross traffic)

Heavy Cross Traffic - Active Queueing Video Source Cross Traffic Source 1 Video Display 1 Video Display 2 Video Display 3 Cross Traffic Sink Code Server Key Server ANPE P Cross Traffic Source 2

Heavy Cross Traffic - Active Queueing First Display (no cross traffic) Second Display (light cross traffic) Third Display (heavy cross traffic)

Bursty Cross Traffic - “Plain” Queueing Video Source Cross Traffic Source 1 Video Display 1 Video Display 2 Video Display 3 Cross Traffic Sink Cross Traffic Source 2 Code Server Key Server ANPE 2.4 MB bursts, 2 second idle time

Bursty Cross Traffic - “Plain” Queueing First Display (no cross traffic) Second Display (with cross traffic) Third Display (with cross traffic)

Bursty Cross Traffic - Active Queueing Video Source Cross Traffic Source 1 Video Display 1 Video Display 2 Video Display 3 Cross Traffic Sink Cross Traffic Source 2 Code Server Key Server ANPE P 2.4 MB bursts, 2 second idle time

Bursty Cross Traffic - Active Queueing First Display (no cross traffic) Second Display (with cross traffic) Third Display (with cross traffic)

Credits Sumi Choi Ed Spitznagel Ralph Keller Dan Decasper Dave Taylor Dave Richard John Dehart Tilman Wolf