Day 37: December 1, 2014 Transmission Lines Modeling and Termination

Slides:



Advertisements
Similar presentations
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 30, 2011 Transmission Line.
Advertisements

Characteristic Impedance Contnd. Air Dielectric Parallel Line Coaxial Cable Where: D = spacings between centres of the conductors r = conductor radius.
Lecture 9, Slide 1EECS40, Fall 2004Prof. White Lecture #9 OUTLINE –Transient response of 1 st -order circuits –Application: modeling of digital logic gate.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
Lecture 4.  1.5 The terminated lossless transmission line What is a voltage reflection coefficient? Assume an incident wave ( ) generated from a source.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
10. Transmission Line 서강대학교 전자공학과 윤상원 교수
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Notes 8 Transmission Lines (Bounce Diagram)
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 32: November 28, 2011 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
08 - Winter 2005 ECE ECE 766 Computer Interfacing and Protocols 1 Transmission Lines Transmission line effects must be considered when length is comparable.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
CHAPTERS 7 & 8 CHAPTERS 7 & 8 NETWORKS 1: NETWORKS 1: December 2002 – Lecture 8a ROWAN UNIVERSITY College of Engineering Professor.
Lecture 3.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 31: November 22, 2010 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
Smith Chart & Matching Anurag Nigam.
Day 3: September 10, 2012 Gates from Transistors
Day 38: December 4, 2013 Transmission Lines Implications
Day 9: September 27, 2010 MOS Transistor Basics
Day 18: October 17, 2012 Energy and Power Optimization
Day 22: October 31, 2012 Pass Transistor Logic
Day 20: October 24, 2012 Driving Large Capacitive Loads
Day 15: October 10, 2012 Inverter Performance
Day 36: November 26, 2013 Transmission Line Introduction and Analysis
Day 15: October 14, 2011 Inverter Performance
Characteristic Impedance Contnd.
Day 1: August 28, 2013 Introduction and Overview
Day 6: September 11, 2013 Restoration
Day 33: November 19, 2014 Crosstalk
Day 22: October 23, 2013 Pass Transistor Logic
Day 22: October 31, 2011 Pass Transistor Logic
Day 37: December 2, 2013 Transmission Lines Modeling and Termination
Day 20: October 17, 2014 Ratioed Logic
Day 23: November 3, 2010 Driving Large Capacitive Loads
Day 31: November 23, 2011 Crosstalk
Day 26: November 1, 2013 Synchronous Circuits
Day 23: November 2, 2012 Pass Transistor Logic: part 2
Day 39: December 5, 2014 Repeaters in Wiring
Day 17: October 15, 2012 Energy and Power Basics
Day 21: October 21, 2013 Design Space Exploration
Day 17: October 8, 2014 Performance: Gates
Day 31: November 26, 2012 Inductive Noise
Day 24: October 28, 2013 Distributed RC Wire and Elmore Delay
Day 25: November 7, 2011 Registers
Day 20: October 18, 2013 Ratioed Logic
Day 21: October 29, 2010 Registers Dynamic Logic
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 5: September 17, 2010 Restoration
Day 14: October 8, 2010 Performance
Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 8: September 23, 2011 Delay and RC Response
Day 34: December 1, 2010 Transmission Lines
Applied Electromagnetic Waves Notes 6 Transmission Lines (Time Domain)
Day 16: October 12, 2012 Performance: Gates
Notes 8 Transmission Lines (Bounce Diagram)
Notes 10 Transmission Lines (Reflection and Impedance)
Day 16: October 17, 2011 Performance: Gates
Presentation transcript:

Day 37: December 1, 2014 Transmission Lines Modeling and Termination ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 37: December 1, 2014 Transmission Lines Modeling and Termination Penn ESE370 Fall2014 -- DeHon

Transmission Line Agenda See in action in lab Where arise? General wire formulation Lossless Transmission Line Impedance End of Transmission Line? Termination Discuss Lossy Implications Penn ESE370 Fall2014 -- DeHon

From Day 36 Signal propagate as wave down transmission line V(x,t) = A+Be(x-wt) Delay linear in wire length Speed Penn ESE370 Fall2014 -- DeHon

Wire “Resistance” What is the resistance at Vi ? Q to charge Vi? Ii given velocity w? R = Vi/Ii? Ii+1 Ii Vi-1 Vi Vi+1 Ici Penn ESE370 Fall2014 -- DeHon

Wire “Resistance” Q=CV I = dQ/dt Moving at rate w I=wCV R=V/I=1/(wC) Ii+1 Ii Vi-1 Vi Vi+1 Ici Penn ESE370 Fall2014 -- DeHon

Impedance Z0 =R= 1/wC = 1/(C/sqrt(LC)) Ii+1 Ii Vi-1 Vi Vi+1 Ici Penn ESE370 Fall2014 -- DeHon

Impedance Assuming infinitely long wire, how look different at Vi, Vi+1, Vi+2 ? Ii+1 Ii Vi-1 Vi Vi+1 Ici Penn ESE370 Fall2014 -- DeHon

Impedance Transmission line has a characteristic impedance Looks to driving circuit like a resistance Penn ESE370 Fall2014 -- DeHon

Infinite Lossless Transmission Line Transmission line looks like resistive load Input waveform travels down line at velocity Without distortion Z0 Penn ESE370 Fall2014 -- DeHon

End of Line What happens at the end of the transmission line? Short Circuit Hint: what must happen in steady state? Terminate with R=Z0 Open Circuit Penn ESE370 Fall2014 -- DeHon

Short Penn ESE370 Fall2014 -- DeHon

Terminate R=Z0 Penn ESE370 Fall2014 -- DeHon

Open Penn ESE370 Fall2014 -- DeHon

Longer LC (open) 40 Stages L=100nH C=1pF Stage delay? Drive with 2ns Pulse No termination (open circuit) Penn ESE370 Fall2014 -- DeHon

Pulse Travel RC V1,V3,V4,V5,V6 about 10 stages apart Penn ESE370 Fall2014 -- DeHon

Analyze End of Line Penn ESE370 Fall2014 -- DeHon

Analyze End of Line Incident wave Vi=Ii×Z0 @ T-e Vi is voltage on line Vt is what goes forward Voltage seen by end of line at T Vr is the delta voltage that starts moving back towards source at T+e Penn ESE370 Fall2014 -- DeHon

Analyze End of Line Incident wave Vi=Ii×Z0 KCL @ end KVL @ end V=IR relationships? Which resistances go with each V? Relate all three V’s using R, Z0 Penn ESE370 Fall2014 -- DeHon

Analyze End of Line Incident wave Vi=Ii×Z0 KCL: Ii=Ir+It KVL: Vi+Vr=Vt Vr=Ir×Z0 Ir=Vr/Z0 Vt=It×R It=Vt/R Ii=Vi/Z0 Penn ESE370 Fall2014 -- DeHon

Analyze End of Line Vi+Vr=Vt Eliminate Vt Penn ESE370 Fall2014 -- DeHon

Analyze End of Line Vi+Vr=Vt Penn ESE370 Fall2014 -- DeHon

Analyze End of Line Vi+Vr=Vt Penn ESE370 Fall2014 -- DeHon

Reflection Sanity check with previous Short Matched Open Penn ESE370 Fall2014 -- DeHon

Pulse Travel RC Penn ESE370 Fall2014 -- DeHon

Visualization http://www.williamson-labs.com/xmission.htm Penn ESE370 Fall2014 -- DeHon

Back to Source Penn ESE370 Fall2014 -- DeHon

Back at Source? What happens at source? Depends on how terminated Looks like at sink end Penn ESE370 Fall2014 -- DeHon

R≠Z0 What happens? 75 W termination on 50 W line “Short-Circuit” source? Penn ESE370 Fall2014 -- DeHon

Simulation For these, with direct drive from voltage source Source looks like short circuit (not typical of CMOS) Source cannot be changed Penn ESE370 Fall2014 -- DeHon

Transmission Line Symbole Specify delay and impedance Need reference Penn ESE370 Fall2014 -- DeHon

Simulation For these, with direct drive from voltage source Source looks like short circuit (not typical of CMOS) Source cannot be changed Penn ESE370 Fall2014 -- DeHon

50W line, 75W termination Penn ESE370 Fall2014 -- DeHon

Step Response Penn ESE370 Fall2014 -- DeHon

Idea Signal propagate as wave down transmission line Delay linear in wire length Speed Impedance Behavior at end of line depends on termination Both src and sink are “ends” Penn ESE370 Fall2014 -- DeHon

Admin HW8 Thursday Finals 2010—2013 online Good, but maybe too long Lectures Wednesday and Friday Andre out next week (12/8-17) Last office hour tomorrow Ron topic review Monday Dec. 8th classtime (last day of classes) Penn ESE370 Fall2014 -- DeHon