AIDA design review 12 November 2008 Davide Braga Steve Thomas

Slides:



Advertisements
Similar presentations
Advanced Implantation Detector Array (AIDA): Update & Issues Tom Davinson School of Physics & Astronomy The University of Edinburgh presented by Tom Davinson.
Advertisements

E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
FEE Perugia. A. Rivetti A FAST LARGE DYNAMIC RANGE SHAPING AMPLIFIER FOR PARTICLE DETECTOR FRONT-END A.Rivetti – P Delaurenti INFN – Sezione di Torino.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.
Advanced Implantation Detector Array (AIDA): Project Summary & Status Tom Davinson School of Physics & Astronomy The University of Edinburgh presented.
AIDA: LEC-HEC connection Davide Braga Steve Thomas ASIC Design Group 16September 2010.
CHAPTER 11 Op-Amp Applications. Objectives Describe and Analyze: Audio mixers Integrators Differentiators Peak detectors Comparators Other applications.
Derandomiser block E.Atkin, A.Kluev MEPhI,A.Voronin SINP MSU.
Operational Amplifier
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
Jean-Marie Bussat – October 16, FPPA2000 Bias generator.
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
PADI status Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
Analog Building Blocks for P326 Gigatracker Front-End Electronics
Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
Operational Amplifiers Op Amps – a useful building block K. El-Ayat 11.
Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
P. Denes Page 1 FPPA2001_FPUA Bias Current Modifications to FPUA  The analog part of the FPU (T/H, Comparator, Mux) is the one part of the FPPA.
AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
Status of integrated preamplifiers for GERDA GERDA meeting – MPI Heidelberg, Feb 20-22, 2006 F. Zocca, A. Pullia, S.Riboldi, C. Cattadori.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 December 2008.
ASIC Activities for the PANDA GSI Peter Wieczorek.
AIDA ASIC Davide Braga Steve Thomas ASIC Design Group 14 October 2010.
AIDA: test plots Davide Braga Steve Thomas ASIC Design Group 22 September 2009.
AIDA update Steve Thomas ASIC Design Group 9 December 2008.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 09 October 2008.
Tagger microscope beam test results and readiness for construction what we learned from construction of the prototype and the parasitic beam tests in Hall.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
Barrel EM Calorimeter Preamp / Shaper Update Mitch Newcomer, Andrew Townley Prepared for Munich Liquid Argon Week 2011.
Discussion on the preamp and calibration circuit and layout
STATUS OF SPIROC measurement
Chapter 8: FET Amplifiers
AIDA design review 31 July 2008 Davide Braga Steve Thomas
PUSAT PENGAJIAN KEJURUTERAAN KOMPUTER & PERHUBUNGAN
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
Calorimeter Mu2e Development electronics Front-end Review
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group
AIDA design review 12 May 2008 Davide Braga Steve Thomas
High speed pipelined ADC + Multiplexer for CALICE
Electronic Devices Ninth Edition Floyd Chapter 12.
UNIT-5 Design of CMOS Op Amps.
FET Amplifiers.
A Fast Binary Front - End using a Novel Current-Mode Technique
LHCb calorimeter main features
Electronics: Demod + 4Q FE
Status of n-XYTER read-out chain at GSI
STATUS OF SKIROC and ECAL FE PCB
BESIII EMC electronics
Chapter 8: FET Amplifiers
AMICSA, June 2018 Leuven, Belgium
I.C.E In Car Entertainment
Presentation transcript:

AIDA design review 12 November 2008 Davide Braga Steve Thomas ASIC Design Group 12 November 2008

preAmplifier bias In order to improve stability and optimize performance, the following signals can now be selected using an internal reference: First two stages bias current Output surce follower bias current Compensation resistor Bias signals are buffered (locally in each channel the most critical, globally the rest) to avoid crosstalk Fast comparator implemented, with baseline following the preamp’s output

Layout Maximum effort to: Avoid parasitics inside the single channel Avoid crosstalk between channels Reduce power supply impedance

Layout preAmplifiers (2 channels) and their feedbacks loops ~50% shaper completed x10stage and fast comparator ~50% peak holds completed bias block (global block) to be started Top level checking to follow