Assembly order PCB design

Slides:



Advertisements
Similar presentations
02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.
Advertisements

Advanced Implantation Detector Array (AIDA): Update & Issues Tom Davinson School of Physics & Astronomy The University of Edinburgh presented by Tom Davinson.
256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k VIRGO detectors Largest ever such system.
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
Choosing the right preamplifier/discriminator comparing advantages and drawbacks : NL-277-L (Nanometrics), ASD-8 (Cern) and MAD4 (INFN Italy) Our favorite:
7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.
Circuit board
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
12th May 2008AIDA FEE Report1 AIDA Front end electronics Report May 2008 Progress Data compression Plan for prototype delivery.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.
The new set of MWPCs for CB Collaboration Meeting Glasgow March 2006 A. Braghieri, P.Pedroni.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 December 2008.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
AIDA FEE64 production report January 2011 Manufacturing Power Supply FEE64 revision A “3 hour test” 19th January
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
FEE Electronics progress PCB layout 18th March 2009.
Single Board Controller Comments Roger Smith Caltech
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
AIDA: introduction Advanced Implantation Detector Array (AIDA) UK collaboration: University of Edinburgh, University of Liverpool, STFC Daresbury Laboratory.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
AM system Status & Racks/crates issues
Progress of GEM R&D in Lanzhou University
Large Area Endplate Prototype for the LC TPC
GTK-TO readout interface status
Mini-drawers, FE-ASIC , Integrator
HPS Motherboard Electronic Design
Test Slab Status CALICE ECAL test slab: what is it all about?
FEE Electronics progress
2’ x 4’ Plates readout Jean-Francois Genat March 24th 2009.
TPC Large Prototype Toward 7 Micromegas modules
Electronics for the E-CAL physics prototype
Using eagle for custom hsd schematic and layout
AIDA: introduction Advanced Implantation Detector Array (AIDA)
LCLS Cavity BPM Electronics Undulator Week January 22, 2008
FEE Electronics progress
FEE Electronics progress
Manufacturing Production Planning
RPC FEE The discriminator boards TDC boards Cost schedule.
Steven Alcock Background
Presentation transcript:

Assembly order PCB design AIDA FEE progress Assembly order PCB design 11/02/2009 AIDA Electronics Progress

AIDA Electronics Progress Assembly order Placed the order for 8 FEE64 cards 21st January. Delivery with 2 week assembly by the end of March. PCB quote £2k -> £3k depending on manufacturing time requested. ( 10->5 days) PCB design must be complete by 9th March. 11/02/2009 AIDA Electronics Progress

AIDA Electronics Progress PCB Design Digital readout FPGA, Memory, Gbit Multiplex readout Power supplies Clock distribution 11/02/2009 AIDA Electronics Progress

AIDA Electronics Progress PCB Design Routing to be done 11/02/2009 AIDA Electronics Progress

AIDA Electronics Progress Pcb layout 11/02/2009 AIDA Electronics Progress

AIDA Electronics Progress Differential signals Broadside routing. 100um width track on two layers with ground plane above and below. Better able to route into the center of the FPGA 1mm spaced array. PCB manufacturer has designed a layer stack to provide the correct impedance 11/02/2009 AIDA Electronics Progress